Contents VNQ5E250AJ-E

Contents

1	Bloc	k diagram and pin configuration	. 5
2	Elec	trical specifications	. 7
	2.1	Absolute maximum ratings	. 7
	2.2	Thermal data	. 8
	2.3	Electrical characteristics	. 9
	2.4	Waveforms	18
	2.5	Electrical characteristics curves	21
3	Арр	lication information	24
	3.1	GND protection network against reverse battery	24
		3.1.1 Solution 1: resistor in the ground line (RGND only)	24
		3.1.2 Solution 2: diode (DGND) in the ground line	25
	3.2	Load dump protection	25
	3.3	MCU I/Os protection	25
	3.4	Current sense and diagnostic	26
		3.4.1 Short to V _{CC} and off-state open load detection	27
	3.5	Maximum demagnetization energy (V _{CC} =13.5V)	28
4	Pacl	kage and PCB thermal data	29
	4.1	PowerSSO-16 thermal data	29
5	Pacl	kage and packing information	32
	5.1	ECOPACK [®] packages	32
	5.2	PowerSSO-16 package information	32
	5.3	Packing information	34
6	Orde	er codes	35
7	Revi	sion history	36



VNQ5E250AJ-E List of tables

List of tables

Table 1.	Pin functions	5
Table 2.	Suggested connections for unused and not connected pins	
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data	8
Table 5.	Power section	9
Table 6.	Switching (V _{CC} = 13 V; Tj = 25 °C)	9
Table 7.	Logic inputs	. 10
Table 8.	Protections and diagnostics	. 10
Table 9.	Current sense (8 V < V _{CC} < 18 V)	. 11
Table 10.	Open-load detection (8 V < V _{CC} < 18 V)	. 12
Table 11.	Truth table	. 16
Table 12.	Electrical transient requirements (part 1/3)	. 17
Table 13.	Electrical transient requirements (part 2/3)	. 17
Table 14.	Electrical transient requirements (part 3/3)	. 17
Table 15.	Thermal parameters	
Table 16.	PowerSSO-16 mechanical data	. 33
Table 17.	Device summary	. 35
Table 18	Document revision history	36



List of figures VNQ5E250AJ-E

List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Current sense delay characteristics	13
Figure 5.	Open-load off-state delay timing	13
Figure 6.	Switching characteristics	13
Figure 7.	Delay response time between rising edge of output current and rising edge of current	
	sense (CS enabled)	14
Figure 8.	Output voltage drop limitation	14
Figure 9.	I _{OUT} /I _{SENSE} vs I _{OUT}	15
Figure 10.	Maximum current sense ratio drift vs load current	15
Figure 11.	Normal operation	
Figure 12.	Overload or short to GND	18
Figure 13.	Intermittent overload	
Figure 14.	Off-state open-load with external circuitry	19
Figure 15.	Short to V _{CC}	
Figure 16.	T _J evolution in overload or short to GND	20
Figure 17.	Off-state output current	21
Figure 18.	High-level input current	
Figure 19.	Input clamp voltage	
Figure 20.	Input low-level voltage	
Figure 21.	Input high-level voltage	
Figure 22.	Input hysteresis voltage	
Figure 23.	On-state resistance vs T _{case}	
Figure 24.	On-state resistance vs V _{CC}	
Figure 25.	Undervoltage shutdown	22
Figure 26.	Turn-on voltage slope	
Figure 27.	I _{LIMH} vs T _{case}	
Figure 28.	Turn-off voltage slope	
Figure 29.	CS_DIS high-level voltage	
Figure 30.	CS_DIS clamp voltage	
Figure 31.	CS_DIS low-level voltage	
Figure 32.	Application schematic	
Figure 33.	Current sense and diagnostic	
Figure 34.	Maximum turn-off current versus inductance (for each channel)	
Figure 35.	PowerSSO-16 PC board	
Figure 36.	Rthj-amb vs PCB copper area in open box free air condition (one channel ON)	
Figure 37.	PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)	
Figure 38.	Thermal fitting model of a double channel HSD in PowerSSO-16	
Figure 39.	PowerSSO-16 package dimensions	
Figure 40.	PowerSSO-16 tube shipment (no suffix)	
Figure 41.	PowerSSO-16 tape and reel shipment (suffix "TR")	34

1 Block diagram and pin configuration

Figure 1. Block diagram




Table 1. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT _n	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUT _n	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT SENSE _n	Analog current sense pin, delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

Figure 2. Configuration diagram (top view)





Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	Х	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 10 kΩ resistor	Through 10 kΩ resistor

Electrical specifications 2

Figure 3. **Current and voltage conventions**



 $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition. Note:

2.1 **Absolute maximum ratings**

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. **Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
V _{CC}	Reverse DC supply voltage	0.3	V
I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	А
-l _{OUT}	Reverse DC output current	5	Α
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
I _{CSENSE}	DC reverse CS pin current	200	mA
V _{CSENSE}	Current sense maximum voltage	V _{CC} -41 +V _{CC}	V V
E _{MAX}	Maximum switching energy (single pulse) (L = 36 mH; R_L = 0 Ω ; V_{bat} = 13.5 V; T_{jstart} = 150 °C; I_{OUT} = I_{limL} (Typ.))	39	mJ

577

Doc ID 17360 Rev 3

7/37

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge (human body model: R=1.5KΩ; C=100pF)		
V _{ESD}	- Input	4000	V
	- Current sense	2000	V
	- CS_DIS	4000	V
	- Output	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit	
R _{thj-amb}	Thermal resistance junction-ambient (MAX)	See Figure 36	°C/W	
R _{thj-case}	Thermal resistance junction-case (MAX)	4.5	°C/W	

2.3 Electrical characteristics

Values specified in this section are for 8 V < V $_{CC}$ < 28 V, -40 °C < T $_{j}$ < 150 °C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4	13	28	V
V _{USD}	Undervoltage shutdown			3.5	4	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		V
		I _{OUT} = 0.5 A; T _j = 25 °C			250	mΩ
R _{ON}	On-state resistance	I _{OUT} = 0.5 A; T _j = 150 °C			500	mΩ
		$I_{OUT} = 0.5 \text{ A}; V_{CC} = 5 \text{ V}; T_j = 25 \text{ °C}$			300	mΩ
V _{clamp}	Clamp voltage	I _S =20 mA	41	46	52	V
1.	Cupply gurrent	Off-state; $V_{CC} = 13 \text{ V}$; $T_j = 25 \text{ °C}$; $V_{IN} = V_{OUT} = V_{SENSE} = V_{CSD} = 0 \text{ V}$		2 ⁽¹⁾	5 ⁽¹⁾	μA
I _S	Supply current	On-state; V_{CC} =13V; V_{IN} =5V; I_{OUT} = 0A		8	14	mA
h	Off-state output current (2)	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25 \text{ °C}$	0	0.01	3	μA
I _{L(off)}	Oir-state output current V	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125 \text{ °C}$	0		5	μA
V _F	Output - V _{CC} diode voltage ⁽²⁾	-I _{OUT} = 0.5 A; T _j = 150 °C			0.7	V

^{1.} PowerMOS leakage included.

Table 6. Switching ($V_{CC} = 13 \text{ V}; T_j = 25 \text{ °C}$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$R_L = 26 \Omega$ (see <i>Figure 6</i>)	_	10	_	μs
t _{d(off)}	Turn-off delay time	$R_L = 26 \Omega$ (see <i>Figure 6</i>)	_	8	_	μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	$R_L = 26 \Omega$	_	0.8	_	V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	$R_L = 26 \Omega$	_	1	_	V/µs
W _{ON}	Switching energy losses during twon	$R_L = 26 \Omega$ (see <i>Figure 6</i>)		16	_	μJ
W _{OFF}	Switching energy losses during t _{woff}	$R_L = 26 \Omega \text{ (see Figure 6)}$		12	_	μJ

^{2.} For each channel.

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.25			V
	Innut alamp valtage	I _{IN} = 1 mA	5.5		7	V
102	Input clamp voltage	I _{IN} = -1 mA		-0.7		V
V _{CSDL}	CS_DIS low level voltage				0.9	V
I _{CSDL}	Low level CS_DIS current	V _{CSD} = 0.9 V	1			μA
V _{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} = 2.1 V			10	μA
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			V
V	CS DIS clamp voltage	I _{CSD} = 1 mA	5.5		7	V
V _{CSCL}	CS_DIS clamp voltage	I _{CSD} = -1 mA		-0.7	0.9 10 7 0.9	V

Table 8. Protections and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	DC short circuit current	V _{CC} = 13 V	3.5	5	7	Α
llimH	DC Short circuit current	4.5 V < V _{CC} < 28 V			7	Α
I _{limL}	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V}; T_R < T_j < T_{TSD}$		1.25		А
T _{TSD}	Shutdown temperature		150	175	200	°C
T _R	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of STATUS		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 0.5 A; V _{IN} = 0; L = 20 mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
V _{ON}	Output voltage drop limitation	$I_{OUT} = 0.015;$ $T_j = -40 \text{ °C}150 \text{ °C}$ (see <i>Figure 8</i>)		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Doc ID 17360 Rev 3

10/37

Table 9. Current sense (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K_0	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.025 \text{ A;V}_{SENSE} = 0.5 \text{ V}$ $T_j = -40 \text{ °C150 °C}$	295	500	705	
K ₁	lout ^{/l} sense	$I_{OUT} = 0.25 \text{ A; V}_{SENSE} = 0.5 \text{ V}$ $T_j = -40 \text{ °C}150 \text{ °C}$ $T_j = 25 \text{ °C}150 \text{ °C}$	360 395	470 470	595 568	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	$I_{OUT} = 0.25 \text{ A;V}_{SENSE} = 4 \text{ V}$ $T_j = -40 \text{ °C150 °C}$	-9		+9	%
K ₂	lout/Isense	$I_{OUT} = 0.5 \text{ A;V}_{SENSE} = 4 \text{ V}$ $T_j = -40 \text{ °C150 °C}$ $T_j = 25 \text{ °C150 °C}$	425 445	485 485	555 540	
$dK_2/K_2^{(1)}$	Current sense ratio drift	I _{OUT} = 0.5 A; V _{SENSE} = 4 V T _j = -40 °C150 °C	-6		+6	%
K ₃	lout/I _{SENSE}	$I_{OUT} = 1 \text{ A; } V_{SENSE} = 4 \text{ V}$ $T_j = -40 \text{ °C}150 \text{ °C}$ $T_j = 25 \text{ °C}150 \text{ °C}$	465 475	500 500	535 525	
$dK_3/K_3^{(1)}$	Current sense ratio drift	I _{OUT} = 1 A; V _{SENSE} = 4 V T _j = -40 °C150 °C	-4		+4	%
		$I_{OUT} = 0 \text{ A; } V_{SENSE} = 0 \text{ V;}$ $V_{CSD} = 5 \text{ V; } V_{IN} = 0 \text{ V;}$ $T_j = -40 \text{ °C150 °C}$	0		1	μΑ
I _{SENSE0}	Analog sense leakage current	$V_{CSD} = 0 \text{ V}; V_{IN} = 5 \text{ V};$ $T_j = -40 \text{ °C150 °C}$	0		2	μA
		$I_{OUT} = 0.5 \text{ A}; V_{SENSE} = 0 \text{ V}; V_{CSD} = 5 \text{ V}; V_{IN} = 5 \text{ V}; T_j = -40 \text{ °C150 °C}$	0		1	μA
I _{OL}	Openload ON-state current detectionthreshold	VIN = 5 V; 8 V < V _{CC} < 18 V; I _{SENSE} = 5 μA	0.5		5	mA
V _{SENSE}	Max analog sense output voltage	I_{OUT} = 0.5 A; V_{CSD} = 0 V; R_{SENSE} = 10 K Ω	5			V
\ <u>'</u>	Analog sense output	V_{CC} = 13 V; R_{SENSE} = 3.9 K Ω		8		V
V _{SENSEH}	voltage in fault condition ⁽²⁾	$V_{CC} = 5 \text{ V}; R_{SENSE} = 3.9 \text{ K}\Omega$		4.5		V
la=	Analog sense output current in fault	V _{CC} =13V; V _{SENSE} = 5V		9		mA
I _{SENSEH}	condition ⁽²⁾	$V_{CC} = 5 \text{ V}; V_{SENSE} = 3.5 \text{ V}$	6			111/4
^t DSENSE1H	Delay response time from falling edge of CS_DIS pin	V _{SENSE} < 4 V; 0.025 A <i<sub>OUT < 1 A; 4.5 V < V_{CC} < 18 V; I_{SENSE} = 90 % of I_{SENSE} max (see <i>Figure 4</i>)</i<sub>		40	100	μs

Table 9. Current sense (8 V < V_{CC} < 18 V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} < 4 V; 0.025 A < I _{OUT} < 1 A; 4.5 V < V _{CC} < 18 V; I _{SENSE} =10 % of I _{SENSE} max (see <i>Figure 4</i>)		5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} < 4 V; 0.025A < I _{OUT} < 1 A; 4.5 V < V _{CC} < 18 V; I _{SENSE} = 90 % of I _{SENSE max} (see <i>Figure 4</i>)		50	200	μs
$\Delta t_{ extsf{DSENSE2H}}$	Delay response time between rising edge of output current and rising edge of current sense	$\begin{aligned} &V_{SENSE} < 4 \; V; \\ &I_{SENSE} = 90 \; \% \; of \; I_{SENSEMAX}; \\ &4.5 \; V < V_{CC} < 18 \; V; \\ &I_{OUT} = 90 \; \% \; of \; I_{OUTMAX} \\ &I_{OUTMAX} = 1.5 \; A \; (see \; \textit{Figure} \; \textit{7}) \end{aligned}$			110	μs
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	V _{SENSE} < 4 V; 0.025A < I _{OUT} < 1 A; 4.5 V < V _{CC} < 18 V; I _{SENSE} = 10 % of I _{SENSE max} (see <i>Figure 4</i>)		15	150	μs

^{1.} Parameter guaranteed by design; it is not tested.

Table 10. Open-load detection (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Open-load off-state voltage detection threshold	V _{IN} = 0 V; 4.5 V < V _{CC} < 18 V	2	-	4	V
t _{DSTKON}	Output short circuit to V _{CC} detection delay at turn-off	See Figure 5	180	ı	1200	μs
I _{L(off2)}	Off-state output current at V _{OUT} = 4 V	V _{IN} = 0 V; V _{SENSE} = 0 V V _{OUT} rising from 0 V to 4 V	-120	-	0	μA
td_vol	Delay response from output rising edge to V _{SENSE} rising edge in open-load	V _{OUT} = 4 V; V _{IN} = 0 V V _{SENSE} = 90 % of V _{SENSEH}		-	20	μs

^{2.} Fault condition includes: power limitation, overtemperature and open load OFF-state detection.

t_{DSENSE2L}

t_{DSENSE1H}


INPUT CS_DIS LOAD CURRENT SENSE CURRENT

t_{DSENSE1L}

Figure 4. **Current sense delay characteristics**



t_{DSENSE2H}












Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)











Note: Parameter guaranteed by design; it is not tested.

Table 11. Truth table

Conditions	Input	Output	Sense (V _{CSD} = 0 V) ⁽¹⁾
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V _{SENSEH}
Undervoltage	L	L	0
	H	L	0
Overload	н	X (no power limitation) Cycling (power limitation)	Nominal V _{SENSEH}
Short circuit to GND (Power limitation)	L	L	0
	H	L	V _{SENSEH}
Open load off-state (with external pull-up)	L	Н	V _{SENSEH}
Short circuit to V _{CC} (external pull-up disconnected)	L	н	V _{SENSEH}
	H	н	< Nominal
Negative output voltage clamp	L	L	0

If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements (part 1/3)

ISO 7637-2: 2004(E)	Test le	evels ⁽¹⁾	Number of pulses or	repetition time		Delays and impedance
Test pulse	III	IV	test times	Min.	Max.	- impedance
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω

^{1.} The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b.

Table 13. Electrical transient requirements (part 2/3)

ISO 7637-2: 2004E	Test leve	el results
Test pulse	III	VI
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽²⁾	С	С

Table 14. Electrical transient requirements (part 3/3)

Class	Contents
С	All functions of the device performed as designed after exposure to disturbance.
Е	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

2.4 Waveforms

Figure 11. Normal operation





Figure 12. Overload or short to GND






Figure 13. Intermittent overload






Figure 15. Short to V_{CC}






Figure 16. T_J evolution in overload or short to GND



2.5 Electrical characteristics curves

Figure 17. Off-state output current

Figure 18. High-level input current







Figure 19. Input clamp voltage

Figure 20. Input low-level voltage








Figure 21. Input high-level voltage

Figure 22. Input hysteresis voltage






47/

Doc ID 17360 Rev 3

21/37

Figure 23. On-state resistance vs T_{case} Figure 24. C

Figure 24. On-state resistance vs V_{CC}







Figure 25. Undervoltage shutdown

Figure 26. Turn-on voltage slope







Figure 27. I_{LIMH} vs T_{case}

Figure 28. Turn-off voltage slope







Figure 29. CS_DIS high-level voltage

Figure 30. CS_DIS clamp voltage







Figure 31. CS_DIS low-level voltage



5/

3 Application information

+5V

Reprot CS_DIS

CS_DIS

OUTPUT

Reprot CURRENT SENSE GND

Reprot CURRENT SENSE GND

Reprot Courted the sense of the se

Figure 32. Application schematic

Note: Channel 2, 3, 4 have the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1. $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$.
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when V_{CC}<0: during reverse battery situations) is:

$$\mathsf{P}_\mathsf{D} = (-\mathsf{V}_\mathsf{CC})^2/\mathsf{R}_\mathsf{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} produces a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift varies depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: diode (D_{GND}) in the ground line

A resistor (R_{GND} =1k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (≈600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift not varies if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins are pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/O pins to latch-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak} = - 100V and $I_{latchup} \ge 20mA$; $V_{OH\mu C} \ge 4.5V$

 $5k\Omega \leq R_{prot} \leq 180k\Omega.$

Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT} = 10nF$.



3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a known ratio K_X.
 The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in Table 9: Current sense (8 V < V_{CC} < 18 V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 9: Current sense (8 V < V_{CC} < 18 V)).</p>
- Diagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to *Table 11*):
 - Power limitation activation
 - Overtemperature
 - Short to V_{CC} in off-state
 - Open load in off-state with additional external components.

A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostic

4

3.4.1 Short to V_{CC} and off-state open load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

Off-state open load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU}.


It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.


For proper open load detection in off-state, the external pull-up resistor must be selected according to the following formula:

$$V_{OUT}\big|_{Pull-up_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off\ 2)}}{R_{PU} + R_{PD}} > V_{OL\ \text{max}} = 4V$$

For the values of V_{OLmin} , V_{OLmax} and $I_{L(off2)}$ see *Table 10: Open-load detection* (8 $V < V_{CC} < 18 \ V$).

3.5 Maximum demagnetization energy (V_{CC} =13.5V)





Note:


Values are generated with $R_L = 0 \Omega$

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PCB thermal data


4.1 PowerSSO-16 thermal data

Figure 35. PowerSSO-16 PC board



Board finish thickness 1.6 mm +/- 10%, board double layer, board dimension 77 mm x 86 mm, board material FR4, Cu thickness 0.070 mm (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, footprint dimension 2.2 mm x 3.9 mm.

Figure 36. R_{thi-amb} vs PCB copper area in open box free air condition (one channel ON)






Figure 37. PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)

Equation 1: pulse calculation formula

$$\begin{split} Z_{TH\delta} &= R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ \text{where} \quad \delta &= t_p / T \end{split}$$




Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-16

Note:

The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. Thermal parameters

Area/island (cm ²)	Footprint	2	8
R1 = R7 = R9 = R11 (°C/W)	2		
R2 = R8 = R10 = R12 (°C/W)	2.5		
R3 (°C/W)	5		
R4 (°C/W)	16	6	6
R5 (°C/W)	30	20	10
R6 (°C/W)	26	20	18
C1 = C7 = C9 = C11 (W.s/°C)	0.0005		
C2 = C8 = C10 = C12 (W.s/°C)	0.001		
C3 (W.s/°C)	0.01		
C4 (W.s/°C)	0.2	0.3	0.3
C5 (W.s/°C)	0.4	1	1
C6 (W.s/°C)	3	5	7

5 Package and packing information

5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

5.2 PowerSSO-16 package information

Figure 39. PowerSSO-16 package dimensions




Table 16. PowerSSO-16 mechanical data

Symbol		Millimeters	
Symbol	Min.	Тур.	Max.
А	1.25		1.72
A1	0.00		0.10
A2	1.10		1.62
В	0.18		0.36
С	0.19		0.25
D	4.80		5.00
E	3.80		4.00
е		0.50	
Н	5.80		6.20
h	0.25		0.50
L	0.40		1.27
k	0d		8d
X	1.90		2.50
Y	3.60		4.20
ddd			0.10

Note: 1 Dimensions D does not include mold flash protrusions or gate burrs.

Mold flash protrusions or gate burrs shall not exceed 0.15 mm in total (both side).

2 Drawings dimensions include single and matrix versions.

5.3 Packing information

Figure 40. PowerSSO-16 tube shipment (no suffix)





Figure 41. PowerSSO-16 tape and reel shipment (suffix "TR")



VNQ5E250AJ-E Order codes

6 Order codes

Table 17. Device summary

	Packago	Order codes		
Package	Part number (tube)	Part number (tape & reel)		
	PowerSSO-16	VNQ5E250AJ-E	VNQ5E250AJTR-E	

Revision history VNQ5E250AJ-E

7 Revision history

Table 18. Document revision history

Date	Revision	Changes
19-Apr-2010	1	Initial release.
19-Nov-2010	2	Table 9: Current sense (8 V < V _{CC} < 18 V): - t _{DSENSE2H} : updated maximun value Table 4: Thermal data: - Added R _{thj-case} row
19-Sep-2013	3	Updated Disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 17360 Rev 3 37/37