
Contents

1	Block diagram
2	Electrical specification
	2.1 Absolute maximum rating
	2.2 Thermal data
	2.3 Electrical characteristics
3	Protection features
4	Package information
5	Revision history
Obs	Block diagram Electrical specification 2.1 Absolute maximum rating 2.2 Thermal data 2.3 Electrical characteristics Protection features Package information

1 Block diagram





1. PowerSO-10 pin configuration: INPUT = 6,7,8,9,10; SOURCE = 1,2,4,5; DRAIN = TAB

5//

2 Electrical specification

2.1 Absolute maximum rating

Table 2. Absolute maximum rating

		Valu	ıe	
Symbol	Parameter	PowerSO-10 D2PAK	SOT-82FM	Unit
VDS	Drain-source voltage (V _{in} = 0)	Internally	clamped	V
Vin	Input voltage	18		V
lD	Drain current	Internally	Α	
lr	Reverse DC output current	-14	Α	
Vesd	Electrostatic discharge (C = 100 pF, R=1.5 K Ω)	200	0	V
Ptot	Total dissipation at $T_c = 25 ^{\circ}{\rm C}$	50	9.5	W
Tj	Operating junction temperature	Internally limited		C
Tc	Case operating temperature	Internally	limited	C
Tstg	Storage temperature	-55 to	150	Ĉ

2.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	PowerSO-10	SOT82-FM	D2PAK	Unit
Rthj-case	Thermal resistance junction-case max	2.5	13	2.5	€\M
Rthj-amb	Thermal resistance junction-ambient max	50	100	62.5	C/W

2.3 Electrical characteristics

 T_{case} =25 °C unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Off						
V _{CLAMP}	Drain-source clamp voltage	I _D = 200 mA V _{in} = 0	36	42	48	V
V _{CLTH}	Drain-source clamp threshold voltage	$I_D = 2 \text{ mA } V_{in} = 0$	35			V
V _{INCL}	Input-source reverse clamp voltage	I _{in} = -1 mA	-1		-0.3	٧

577

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
I _{DSS}	Zero input voltage drain current (V _{in} = 0)	V _{DS} = 13 V V _{in} = 0			50	μΑ		
-033	The same of the sa	$V_{DS} = 25 \text{ V } V_{in} = 0$			200	μΑ		
I _{ISS}	Supply current from input pin	V _{DS} = 0 V V _{in} = 10 V		250	500	μΑ		
On ⁽¹⁾								
V _{IN(th)}	Input threshold voltage	$V_{DS} = V_{in} I_D + I_{in} = 1 \text{ mA}$	0.8		3	V		
R _{DS(on)}	Static drain-source on resistance	$V_{in} = 10 \ V \ I_D = 7 \ A$			0.7	Ω		
110S(on)	Otatio diani ocarce cirrodictarios	$V_{in} = 5 \text{ V I}_D = 7 \text{ A}$			0.1	Ω		
Dynamic					16			
g _{fs} ⁽¹⁾	Forward transconductance	$V_{DS} = 13 \text{ V } I_{D} = 7 \text{ A}$	8	10		S		
C _{oss}	Output capacitance	V _{DS} = 13 V f = 1 MHz V _{in} = 0	7	400	500	pF		
Switchir	ng ⁽²⁾		OC	,	•	•		
t _{d(on)}	Turn-on delay time	V _{DD} = 15 V I _d = 7 A		60	120	ns		
t _r	Rise time	$V_{gen} = 10 \text{ V R}_{gen} = 10 \Omega$		160	300	ns		
t _{d(off)}	Turn-off delay time	(see Figure 26)		250	400	ns		
t _f	Fall time			100	200	ns		
t _{d(on)}	Turn-on delay time	V _{DD} = 15 V I _d = 7 A		300	500	ns		
t _r	Rise time	$V_{gen} = 10 \text{ V R}_{gen} = 1000 \Omega$		1.5	2.2	μs		
t _{d(off)}	Turn-off delay time	(see Figure 26)		5.5	7.5	μs		
t _f	Fall time			1.8	2.5	μs		
(di/dt) _{on}	Turn-on current slope	$V_{DD} = 15 \text{ V I}_{D} = 7 \text{ A}$ $V_{in} = 10 \text{ V R}_{gen} = 10 \Omega$		120		A/µs		
Qi	Total input charge	V _{DD} = 12 V I _D = 7 A V _{in} = 10 V		30		nC		
Source	drain diode		•	•	•	•		
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 7 A V _{in} = 0			1.6	V		
t _{rr} (2)	Reverse recovery time	I _{SD} = 7 A di/dt = 100 A/μs		110		ns		
Q _{rr} (2)	Reverse recovery charge	V _{DD} = 30 V T _i = 25 ℃		0.34		μC		
I _{RRM} (2)	Reverse recovery current	(see test circuit, Figure 28)		6.1		Α		
Protection								
I _{lim}	Drain current limit	$V_{in} = 10 \text{ V } V_{DS} = 13 \text{ V}$ $V_{in} = 5 \text{ V } V_{DS} = 13 \text{ V}$	10 10	14 14	20 20	A A		
(0)	Step response	V _{in} = 10 V		30	60	μs		
t _{dlim} (2)	Current limit	$V_{in} = 5 \text{ V}$		80	150	μs		
T _{jsh} (2)	Overtemperature shutdown		150			C		
T _{jrs} ⁽²⁾	Overtemperature reset		135			°C		
Ji S	'		<u> </u>					

5//

Table 4. **Electrical characteristics (continued)**

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
l _{gf} ⁽²⁾	Fault sink current	$V_{in} = 10 \text{ V } V_{DS} = 13 \text{ V}$ $V_{in} = 5 \text{ V } V_{DS} = 13 \text{ V}$		50 20		mA mA
E _{as} ⁽²⁾	Single pulse avalanche energy	starting $T_j = 25$ °C $V_{DD} = 20$ V $V_{in} = 10$ V $R_{gen} = 1$ K Ω L = 10 mH	0.65			J

- 1. Pulsed: Pulse duration = $300 \mu s$, duty cycle 1.5 %
- 2. Parameters guaranteed by design/characterization

Obsolete Product(s). Obsolete Product(s)

577

3 Protection features

During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 kHz. The only difference from the user's standpoint is that a small DC current (liss) flows into the Input pin in order to supply the internal circuitry.


The device integrates:

- Overvoltage clamp protection: internally set at 42 V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- Linear current limiter circuit: limits the drain current Id to Ilim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{jsh}.
- Overtemperature and short circuit protection: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 150 ℃. The device is automatically restarted when the chip temperature falls below 135 ℃.
- Status feedback: in the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100 Ω . The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in Rds(on)).

Figure 2. Thermal impedance for D2PAK/PowerSO-10

Figure 3. Derating curve







Figure 4. Output characteristics

Figure 5. Transconductance







Figure 6. Static drain-source on resistance vs input voltage

Figure 7. Static drain-source on resistance (part 1/2)







Figure 8. Static drain-source on resistance Figure 9. (part 2/2)

Figure 9. Input charge vs input voltage







Figure 10. Capacitance variations

Figure 11. Normalized input threshold voltage vs temperature







Figure 12. Normalized on resistance vs temperature (part 1/2)

Figure 13. Normalized on resistance vs temperature (part 2/2)







Figure 14. Turn-on current slope(part 1/2)

Figure 15. Turn-on current slope (part 2/2)







Figure 16. Turn-off drain-source voltage slope Figure 17. Turn-off drain-source voltage slope (part 1/2) (part 2/2)







Figure 18. Switching time resistive load (part Figure 19. 1/3)

Figure 19. Switching time resistive load (part 2/3)







Figure 20. Switching time resistive load (part Figure 21. Current limit vs junction 3/3) temperature







Figure 22. Step response current limit

Figure 23. Source drain diode forward characteristics






Figure 24. Unclamped inductive load test circuits

Figure 25. Unclamped inductive waveforms




Figure 26. Switching times test circuits for resistive load

Figure 27. Input charge test circuit





Figure 28. Test circuit for inductive load switching and diode recovery times

Figure 29. Waveforms



577

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK® is an ST trademark.

Figure 30. TO-263 (D2PAK) mechanical data

DIM.	50	mm	72 00	33	inch	40
Dime	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.3		4.6	0.169		0.181
A1	2.49		2.69	0.098		0.106
В	0.7		0.93	0.027	9//	0.036
B2	1.25		1.4	0.049	400	0.055
С	0.45		0.6	0.017		0.023
C2	1.21		1.36	0.047		0.053
D	8.95		9.35	0.352		0.368
E	10		10.28	0.393		0.404
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.624
L2	1.27	5)	1.4	0.050		0.055
L3	1,4		1.75	0.055		0.068




Figure 31. SOT82-FM mechanical data

DIM.		mm			inch	
UIII.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	2.85		3.05	1.122		1.200
A1	1.47		1.67	0.578		0.657
b	0,40		0.60	0.157		0.236
b1	1.4		1.6	0.551		0.630
b2	1.3		1.5	0.511		0.590
С	0.45		0.6	0.177		0.236
D	10.5		10.9	4.133		4.291
е	2.2		2.8	0.866	1	1.102
E	7.45		7.75	2.933	70,0	3.051
Ĺ	15.5		15.9	6.102	10	6.260
L1	1.95		2.35	0.767		0.925





Figure 32. PowerSO-10 mechanical data

DIM.	i:	mm		8	inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	3.35	56 56	3.65	0.132		0.144
A1	0.00		0.10	0.000		0.004
В	0.40		0.60	0.016		0.024
С	0.35	S-	0.55	0.013		0.022
D	9.40		9.60	0.370		0.378
D1	7.40		7.60	0.291		0.300
Е	9.30	% %	9.50	0.366		0.374
E1	7.20		7.40	0.283		0.291
E2	7.20		7.60	0.283		0.300
E3	6.10	% %	6.35	0.240		0.250
E4	5.90		6.10	0.232		0.240
е		1.27		1	0.050	(D)
F	1.25	8	1.35	0.049		0.053
Н	13.80		14.40	0.543	5	0.567
h		0.50			0.002	2
L.	1.20	8	1.80	0.047		0.071
q		1.70		XO	0.067	
α	0°	*	8°			28



5 Revision history

Table 5. Document revision history

	Date	Revision	Changes
	20-Jan-1998	1	Initial release.
	21-Jun-2004	5	Update.
	08-Apr-2009	6	Document reformatted. Added Table 1: Device summary on page 1. Updated Section 4: Package information on page 13
	25-Sep-2013	7	Updated Disclaimer.
Opsole	ite Pro	ducil	Updated Section 4: Package information on page 13 Updated Disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID1643 Rev 7 17/17