

# TCP-3182H




Figure 1. PTIC Functional Block Diagram

Table 1. SIGNAL DESCRIPTIONS

Ball / Pad Number	Pin Name	Description
A1	DC BIAS	DC Bias Voltage
B1	RF2	RF Input / Output
C1*	RF2	RF Input / Output
A2	NC	Not Connected
B2	RF1	RF Input / Output
C2*	RF1	RF Input / Output

\*Ball/pad contains multiple connections. Please see packaging information on last page for more information.

# TCP-3182H

## TYPICAL SPECIFICATIONS

### Representative Performance Data at 25°C

**Table 2. PERFORMANCE DATA**

Parameter	Min	Typ	Max	Units
Operating Bias Voltage	2.0		20	V
Capacitance ( $V_{bias} = 2$ V)	7.38	8.20	9.02	pF
Capacitance ( $V_{bias} = 20$ V)	1.886	2.050	2.214	pF
Tuning Range (2 V - 20 V)	3.60	4.00	4.50	
Leakage Current (WLCSP)			2.0	$\mu$ A
Operating Frequency	700		2700	MHz
Quality Factor @ 700 MHz, 10 V		100		
Quality Factor @ 2.4 GHz, 10 V		70		
IP3 ( $V_{bias} = 2$ V) [1,3]		70		dBm
IP3 ( $V_{bias} = 20$ V) [1,3]		85		dBm
2nd Harmonic ( $V_{bias} = 2$ V) [2,3]		-75		dBm
2nd Harmonic ( $V_{bias} = 20$ V) [2,3]		-85		dBm
3rd Harmonic ( $V_{bias} = 2$ V) [2,3]		-40		dBm
3rd Harmonic ( $V_{bias} = 20$ V) [2,3]		-70		dBm
Transition Time (Cmin $\rightarrow$ Cmax) [4]		80		$\mu$ s
Transition Time (Cmax $\rightarrow$ Cmin) [4]		70		$\mu$ s

1.  $f_1 = 850$  MHz,  $f_2 = 860$  MHz, Pin 25 dBm/Tone
2. 850 MHz, Pin +34 dBm
3. IP3 and Harmonics are measured in the shunt configuration in a 50  $\Omega$  environment
4. RF<sub>IN</sub> and RF<sub>OUT</sub> are both connected to DC ground

# TCP-3182H

## Representative performance data at 25°C for 8.2 pF WLCSP Package




Figure 2. Capacitance




Figure 3. Harmonic Power




Figure 4. IP3




Figure 5. Q

Table 3. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Input Power	+40	dBm
Bias Voltage	+25 (Note 5)	V
Operating Temperature Range	-30 to +85	°C
Storage Temperature Range	-55 to +125	°C
ESD – Human Body Model	Class 1A JEDEC HBM Standard (Note 6)	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

5. WLCSP: Recommended Bias Voltage not to exceed 20 V

6. Class 1A defined as passing 250 V, but may fail after exposure to 500 V ESD pulse

## ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE

The following assembly considerations should be observed:

**Cleanliness**

These chips should be handled in a clean environment.

**Electro-static Sensitivity**


ON Semiconductor's PTICs are ESD Class 1A sensitive. The proper ESD handling procedures should be used.

**Mounting**

The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through SAC305 solder balls with 65  $\mu\text{m}$  nominal height (45  $\mu\text{m}$  to 85  $\mu\text{m}$  height variation). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile.

**Molding**

The PTIC die is compatible for over-molding or under-fill.




*This reflow profile is a guideline for Pb-free solder materials. Adjustments to this profile are necessary based on specific process requirements and board size, thickness and density. Not to exceed 260° C for 5 seconds.*

**Figure 6. Reflow Profile**

## ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES

When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground.



**Figure 7. PTIC Orientation Functional Block Diagram**

# TCP-3182H

## PART NUMBER DEFINITION

**Table 4. PART NUMBERS**

Part Number	Capacitance		Package*
	2 V	20 V	
TCP-3182H-DT	8.20	2.05	12-bump WLCSP

\*See PTIC package dimensions on following page.

For information on device numbering and ordering codes,  
please download the *Device Nomenclature* technical note  
(TND310/D) from [www.onsemi.com](http://www.onsemi.com).

