

## Overview:

The RS9113 module family is based on Redpine Signals' RS9113 ultra-low-power Convergence SoC. These modules offer dual-band 1x1 802.11n, dual-mode Bluetooth 4.0 and ZigBee® 802.15.4 in a single device. They are high performance, long range and ultra-low power modules and include a proprietary multi-threaded MAC processor called ThreadArch®, digital and analog peripheral interfaces, baseband digital signal processor, calibration OTP memory, dual-band RF transceiver, dual-band high-power amplifiers, baluns, diplexers, diversity switch and Quad-SPI flash.

The modules are offered with two software architectures – hosted and embedded. The hosted variant (n-Link®) realizes a host-based architecture where the necessary MAC and PHY layers are implemented in the device to support high-performance, long range WLAN, Bluetooth and ZigBee applications in a 32-bit host processor over SDIO or USB interfaces. The embedded variants (WiSeConnect® and Connect-io-n®) realize WLAN, Bluetooth and ZigBee protocols along with Wi-Fi Direct™(1), WPA/WPA2-PSK, WPA/WPA2-Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS, EAP-PEAP, EAP-LEAP)(1) and a feature-rich networking stack thus providing a fully-integrated solution for embedded low-end wireless applications. These modules can be connected to 8/16/32-bit host processors through SPI, UART, USB and USB-CDC interfaces.

The modules are available in two hardware footprints. One footprint type comes with an integrated antenna and an u.FL connector and the other footprint comes without an integrated antenna.

## Applications:

- Smartphones, Tablets and e-Readers
- VoWi-Fi phones
- Smart meters and in-home displays
- Industrial automation and telemetry
- Medical devices
- Industrial monitoring and control
- Home and building automation
- Wireless Headset

## Module Features:

### WLAN:

- Compliant to single-spatial stream IEEE 802.11 a/b/g/n with dual band (2.4 and 5 GHz) support.
- Support for 20MHz and 40MHz (n-Link™ only) channel bandwidths.
- Transmit power up to +17dBm with integrated PA.
- Receive sensitivity of -97dBm.

### Bluetooth:

- Compliant to dual-mode Bluetooth 4.0
- Transmit power up to 15dBm (class-1) with integrated PA.
- Receive sensitivity of -94 dBm.

### ZigBee:

- Compliant to IEEE 802.15.4
- Transmit power up to 15 dBm with integrated PA.
- Receive sensitivity of -102 dBm.
- ZigBee Pro stack embedded.

### n-Link®:

- Seamless integration with 32-bit processors over SDIO and USB.
- Host Drivers for Linux, Android and Windows<sup>2</sup>

### WiSeConnect® and Connect-io-n®:

- WLAN, Bluetooth and ZigBee stacks embedded in the device.
- Supports Wi-Fi Direct™(1), Access point mode, WPA/WPA2-PSK, WPA/WPA2-Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS, EAP-PEAP, EAP-LEAP)1
- Bluetooth profiles embedded.<sup>3</sup>
- ZigBee Pro stack embedded.
- TCP/IP stack (IPv4/IPv6), HTTP/HTTPS, DHCP, ICMP, SSL 3.0/TLS1.2, Websockets, IGMP, FTP Client, SNTP, DNS, mDNS, DNS-SD, SNMP<sup>4</sup> embedded in the device.
- SPI, UART, USB, USB-CDC host interfaces.

### General:

- FCC, IC, ETSI/CE, TELEC Certified
- U.FL connector for external antenna connection.
- Dual external antenna for antenna diversity (n-Link™ only).
- Wireless firmware upgrade (for WiSeConnect™ and Connect-io-n™ only)
- Options for single supply of 3.0 to 3.6 V operation or multiple supplies for power saving<sup>5</sup>.

<sup>1</sup>This feature is specific to WiSeConnect® Modules and not available in Connect-io-n® Modules.

<sup>2</sup>Drivers for Linux and Android available now. Contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for availability of drivers Windows.

<sup>3</sup>Refer to the Features section for list of profiles supported.

<sup>4</sup>mDNS and DNS-SD supported in future software releases.

<sup>5</sup>USB Interface needs VBUS level of 5V for detection and enumeration.

- 
- Operating temperature range: -40°C to +85°C

---

### **About this Document**

This document describes the RS9113 module family specifications. The document covers the modules' hardware and software features, package descriptions, pin descriptions, interface specifications, electrical characteristics, performance specifications, reliability and certification information and ordering information.

### **Disclaimer:**

The information in this document pertains to information related to Redpine Signals, Inc. products. This information is provided as a service to our customers, and may be used for information purposes only. Redpine assumes no liabilities or responsibilities for errors or omissions in this document. This document may be changed at any time at Redpine's sole discretion without any prior notice to anyone.

Copyright © 2017 Redpine Signals, Inc. All rights reserved.

## Table of Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Overview .....</b>  | <b>8</b>  |
| 1.1      | Block Diagram .....  | 8         |
| 1.2      | Product Naming and Variants .....                                  | 9         |
| <b>2</b> | <b>Features .....</b>  | <b>11</b> |
| <b>3</b> | <b>Package Description .....</b>                                   | <b>19</b> |
| 3.1      | Package Description of Module without Antenna (Package # P6) ..... | 19        |
| 3.1.1    | Mechanical Characteristics .....                                   | 19        |
| 3.1.2    | Package Dimensions .....   | 20        |
| 3.1.3    | PCB Landing Pattern .....  | 21        |
| 3.2      | Package Description of Module with Antenna (Package # P7) .....    | 21        |
| 3.2.1    | Mechanical Characteristics .....                                   | 21        |
| 3.2.2    | Package Dimensions .....   | 22        |
| 3.2.3    | PCB Landing Pattern .....  | 23        |
| 3.1      | Recommended Reflow Profile .....                                   | 24        |
| 3.2      | Baking Instructions .....  | 25        |
| <b>4</b> | <b>Pinout and Pin Description.....</b>                             | <b>26</b> |
| 4.1      | Pinout of Module without Antenna.....                              | 26        |
| 4.2      | Pinout of Module with Integrated Antenna .....                     | 27        |
| 4.3      | Pin Description .....  | 27        |
| <b>5</b> | <b>Specifications .....</b>  | <b>38</b> |
| 5.1      | Absolute Maximum Ratings .....                                     | 38        |
| 5.2      | Recommended Operating Conditions .....                             | 39        |
| 5.3      | Reliability Qualification.....                                     | 39        |
| 5.4      | DC Characteristics – Digital I/O Signals .....                     | 40        |
| 5.5      | AC Characteristics .....   | 41        |
| 5.5.1    | SDIO Interface.....  | 41        |
| 5.5.1.1  | Full Speed Mode .....  | 41        |
| 5.5.1.2  | High Speed Mode .....  | 42        |
| 5.5.2    | SPI Slave (Host SPI) Interface .....                               | 43        |
| 5.5.2.1  | Low Speed Mode .....   | 43        |
| 5.5.2.2  | High Speed Mode .....  | 44        |
| 5.5.3    | I <sup>2</sup> C Interface .....                                   | 45        |
| 5.5.3.1  | Fast Speed Mode .....  | 45        |
| 5.5.3.2  | High Speed Mode .....  | 46        |
| 5.5.4    | I <sup>2</sup> S and PCM Interfaces .....                          | 47        |
| 5.5.5    | USB Interface .....  | 48        |
| 5.5.5.1  | Timing Characteristics.....  | 48        |
| 5.5.5.2  | Electrical Characteristics .....                                   | 49        |
| 5.5.5.3  | Voltage Thresholds .....   | 49        |
| 5.5.6    | Reset Timing .....   | 49        |
| 5.6      | Regulatory Specifications and Certifications .....                 | 49        |
| 5.6.1    | Regulatory Specifications .....                                    | 49        |
| 5.6.2    | Software Certifications .....                                      | 50        |
| <b>6</b> | <b>Software Architecture.....</b>                                  | <b>51</b> |
| 6.1      | n-Link® Software Architecture.....                                 | 51        |
| 6.1.1    | Operating System Support.....                                      | 52        |

|       |   |    |
|-------|---|----|
| 6.2   | WiSeConnect®/Connect-io-n® Software Architecture.....   | 52 |
| 7     | Module Marking and Ordering Information .....           | 54 |
| 7.1   | Module Marking Information.....                         | 54 |
| 7.2   | Ordering Information.....                               | 55 |
| 7.3   | Collateral.....   | 57 |
| 7.3.1 | Collateral for n-Link® Modules .....                    | 57 |
| 7.3.2 | Collateral for WiSeConnect®/Connect-io-n® Modules ..... | 57 |
| 7.4   | Packing Information .....                               | 57 |
| 7.5   | Contact Information .....                               | 58 |

## Table of Figures

|            |  |    |
|------------|--|----|
| Figure 1:  | Block Diagram of RS9113 Module without Integrated Antenna..... | 8  |
| Figure 2:  | Block Diagram of RS9113 Module with Integrated Antenna .....   | 9  |
| Figure 3:  | RS9113 Modules' Naming Convention .....                        | 9  |
| Figure 4:  | Package Dimensions of Module without Antenna .....             | 20 |
| Figure 5:  | PCB Landing Pattern of Module without Antenna .....            | 21 |
| Figure 6:  | Package Dimensions of Module with Antenna .....                | 22 |
| Figure 7:  | PCB Landing Pattern of Module with Antenna.....                | 23 |
| Figure 8:  | Mounting View of Module with Antenna .....                     | 24 |
| Figure 9:  | Reflow Diagram.....  | 24 |
| Figure 10: | Pinout Diagram of Module without Antenna.....                  | 26 |
| Figure 11: | Pinout Diagram of Module with Antenna .....                    | 27 |
| Figure 12: | SDIO Interface Timings – Full Speed Mode .....                 | 42 |
| Figure 13: | SDIO Interface Timings – High Speed Mode .....                 | 43 |
| Figure 14: | Slave SPI Interface Timings – Low Speed Mode .....             | 44 |
| Figure 15: | Slave SPI Interface Timings – High Speed Mode.....             | 45 |
| Figure 16: | Interface Timings – I <sup>2</sup> C Fast Speed Mode .....     | 46 |
| Figure 17: | Interface Timings – I <sup>2</sup> C High Speed Mode .....     | 46 |
| Figure 18: | Interface Timings – I <sup>2</sup> S .....                     | 47 |
| Figure 19: | Interface Timings – PCM .....                                  | 48 |
| Figure 20: | Reset Timing.....  | 49 |
| Figure 29: | n-Link®Software Architecture.....                              | 51 |
| Figure30:  | WiSeConnect®/Connect-io-n® Software Architecture.....          | 52 |
| Figure 31: | Module Marking Information .....                               | 54 |
| Figure 32: | Mechanical Details of Tray for P6 Package.....                 | 58 |
| Figure 33: | Mechanical Details of Tray for P7 Package.....                 | 58 |

## Table of Tables

|           |   |    |
|-----------|---|----|
| Table 1:  | RS9113 Module Family Features.....  | 18 |
| Table 2:  | Mechanical Dimensions of Module without Antenna .....                       | 19 |
| Table 3:  | Mechanical Dimensions of Module with Antenna .....                          | 21 |
| Table 4:  | Pin Descriptions.....   | 37 |
| Table 5:  | Absolute Maximum Ratings.....   | 38 |
| Table 6:  | Recommended Operating Conditions .....                                      | 39 |
| Table 7:  | HTOL Based Stress Testing .....   | 40 |
| Table 8:  | Input/Output DC Characteristics.....  | 40 |
| Table 9:  | AC Characteristics – SDIO Full Speed Mode (as per SDIO v2.0 Protocol) ..... | 41 |
| Table 10: | AC Characteristics – SDIO Full Speed Mode (on Silicon) .....                | 41 |

---

|   |    |
|---|----|
| Table 11: AC Characteristics – SDIO High Speed Mode (as per SDIO v2.0 Protocol) ..... | 42 |
| Table 12: AC Characteristics – SDIO High Speed Mode (on Silicon).....                 | 43 |
| Table 13: AC Characteristics – Slave SPI Low Speed Mode .....                         | 43 |
| Table 14: AC Characteristics – Slave SPI High Speed Mode.....                         | 44 |
| Table 15: AC Characteristics – I <sup>2</sup> C Fast Speed Mode .....                 | 45 |
| Table 16: AC Characteristics – I <sup>2</sup> C High Speed Mode .....                 | 46 |
| Table 17: AC Characteristics – I <sup>2</sup> S and PCM .....                         | 47 |
| Table 18: Timing Characteristics for USB Interface .....                              | 48 |
| Table 19: Electrical Characteristics for USB Interface .....                          | 49 |
| Table 20: Input/Output DC Characteristics.....  | 49 |
| Table 47: Regulatory Certifications .....   | 50 |
| Table 48: Software Certifications .....   | 50 |
| Table 50: Module Marking Information .....  | 55 |

## 1 Overview


The RS9113 n-Link<sup>®</sup>, WiSeConnect<sup>®</sup> and Connect-io-n<sup>®</sup> modules are M2M Combo modules based on Redpine Signals' RS9113 ultra-low-power Convergence SoC.

They differ in terms of the features embedded in the module's firmware and their performance. The n-Link<sup>®</sup> modules are high-performance modules which realize a zero-host architecture for the data path. The necessary MAC and PHY layers are implemented in the device to support WLAN, Bluetooth and ZigBee applications and they interface with 32-bit host processors over SDIO or USB interfaces. The WiSeConnect<sup>®</sup> and Connect-io-n<sup>®</sup> modules offer WLAN, ZigBee and Bluetooth protocols along with Wi-Fi Direct™<sup>(6)</sup>, WPA/WPA2-PSK, WPA/WPA2-Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS, EAP-PEAP, EAP-LEAP) (6) and a feature-rich networking stack embedded in the device, thus providing a fully-integrated solution for embedded wireless applications. These modules can be interfaced to 8/16/32-bit host processors through SPI, UART, USB and USB-CDC interfaces.

All three modules are offered with and without an integrated antenna. The module with the integrated antenna also offers a u.FL connector for connecting an external antenna with an option to select either one of them.


### 1.1 Block Diagram

The following figures are the block diagrams for the modules with and without the integrated antenna.




**Figure 1: Block Diagram of RS9113 Module without Integrated Antenna**

<sup>6</sup>This feature is specific to WiSeConnect<sup>®</sup> Modules.



## 1.2 Product Naming and Variants



NOTE:

- 1) The possible combinations of 'XYZ' are 'N00', 'NB0', 'N0Z' and 'NBZ'.
- 2) The modules and the accompanying software/firmware support a maximum of two wireless protocols simultaneously.

For the full list of available module variants, please see the section on [Ordering Information](#).

## 2 Features

The table below lists the features supported by the n-Link®, WiSeConnect® and Connect-io-n® modules.

| S.No. | Feature                                  | n-Link®  | WiSeConnect®  | Connect-io-n®  |
|-------|--|--|---|--|
| 1.    | Wireless Protocols                       | IEEE 802.11a, 802.11b, 802.11g, 802.11n<br>Bluetooth 4.0 (2.1+EDR, LE)<br>ZigBee 802.15.4                                    |   |  |
| 2.    | Operational Modes Supported <sup>7</sup> | Wi-Fi Access Point with support for upto 32 clients  | Wi-Fi Access Point with support for upto 8 clients and limited packet buffering |  |
|       |  | Wi-Fi Client   |   |  |
|       |  | Wi-Fi Access Point + Client  | NA  |  |
|       |  | Wi-Fi Direct™  |   | NA   |
|       |  | Wi-Fi Client + Bluetooth Classic (EDR v2.1)<br>Wi-Fi Client + Bluetooth Low Energy<br>Wi-Fi Client + ZigBee End Device       | Wi-Fi Client + ZigBee End Device  | Wi-Fi Client + Bluetooth Classic (EDR v2.1)<br>Wi-Fi Client + Bluetooth Low Energy<br>Wi-Fi Client + ZigBee End Device |
|       |  | ZigBee Router <sup>8</sup><br>ZigBee Coordinator <sup>8</sup>  |   |  |
| 3.    | WLAN Bandwidth                           | 20 and 40 MHz  | 20 MHz  |  |
| 4.    | WLAN Data Rates                          | 802.11b: 1, 2, 5.5, 11 Mbps<br>802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps<br>802.11n: MCS0 to MCS7 with and without Short GI |   |  |
| 5.    | WLAN Operating Frequency Range           | 2412 MHz – 2484 MHz<br>4910 MHz – 5825 MHz   |   |  |
| 6.    | WLAN Modulation                          | OFDM with BPSK, QPSK, 16-QAM, and 64-QAM   |   |  |

<sup>7</sup>For other co-existence modes not listed here, contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for custom offerings.

<sup>8</sup>Supported in future software releases.

| S.No. | Feature                             | n-Link®   | WiSeConnect®                          | Connect-io-n® |
|-------|-------------------------------------|---|---------------------------------------|---------------|
|       |                                     | 802.11b with CCK and DSSS   |                                       |               |
| 7.    | WLAN Transmit Power                 | 17 dBm  |                                       |               |
| 8.    | WLAN Receive Sensitivity            | -97 dBm   |                                       |               |
| 9.    | Bluetooth Data Rates                | 1, 2, 3 Mbps  |                                       |               |
| 10.   | Bluetooth Operating Frequency Range | 2402 MHz - 2480 MHz   |                                       |               |
| 11.   | Bluetooth Channel Spacing           | BR, EDR – 1 MHz<br>LE – 2 MHz   |                                       |               |
| 12.   | Bluetooth Modulation                | GFSK, DQPSK, 8DPSK  |                                       |               |
| 13.   | Bluetooth Transmit Power            | 15 dBm (Class-1)  |                                       |               |
| 14.   | Bluetooth Receive Sensitivity       | -94 dBm   |                                       |               |
| 15.   | ZigBee Data Rate                    | 250 kbps  |                                       |               |
| 16.   | ZigBee Operating Frequency Range    | 2405MHz - 2480 MHz  |                                       |               |
| 17.   | ZigBee Modulation                   | DSSS  |                                       |               |
| 18.   | ZigBee Transmit Power               | 15 dBm  |                                       |               |
| 19.   | ZigBee Receive Sensitivity          | -102 dBm  |                                       |               |
| 20.   | Deep Sleep Current Consumption      | < 10 µA in disconnected state<br>< 30 µA in connected state                   |                                       |               |
| 21.   | Host Interfaces                     | SDIO 2.0<br>USB 2.0/1.1   | SPI<br>UART<br>USB 2.0/1.1<br>USB-CDC |               |
| 22.   | SDIO Host Interface                 | Compatible with SDIO standard version 2.0<br><br>Maximum clock speed of 50MHz | NA                                    |               |
| 23.   | USB Host Interface                  | Supports 480 Mbps High Speed (HS) mode and 12 Mbps Full Speed (FS) modes.     |                                       |               |
| 24.   | SPI Host Interface                  | NA  | Maximum clock speed of 80MHz          |               |

| S.No. | Feature                                  | n-Link®   | WiSeConnect®  | Connect-io-n®  |
|-------|--|---|---|--|
|       |  |   | Support for SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1)   |  |
| 25.   | UART Host Interface                      | NA  | <p>Supported Baud Rates (bps): 9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600</p> <p>Support for AT and Binary Commands for Configuration and Data Transfer</p> <p>Support for 8 bits encoding</p> <p>Support for 1stop bit</p> <p>Support for Auto Flow Control</p> <p>Support for Transparent Mode</p> |  |
| 26.   | Software Architecture                    | Architecture for Zero Host Load for Data path   | Embedded Architecture which includes all network related features, including WLAN, Bluetooth, ZigBee stacks and a feature-rich TCP/IP stack embedded in the module. Option to bypass the TCP/IP stack and include only the Wireless protocol stacks.  |  |
| 27.   | Wireless Security Features               | <p>WPA/WPA2 Personal</p> <p>WPA/WPA2 Enterprise Security</p> <p>WPS (in the Host)</p> | <p>WPA/WPA2-Personal</p> <p>WPA/WPA2 Enterprise<sup>9</sup>:</p> <p>EAP-TLS</p> <p>EAP-FAST</p> <p>EAP-TTLS</p> <p>EAP-PEAP</p> <p>EAP-LEAP</p> <p>WPS (embedded in the device)</p>   | <p>WPA/WPA2-Personal</p> <p>WPS (embedded in the device)</p> |
| 28.   | Advanced Security Features <sup>10</sup> | <p>PUF Based Security</p> <p>AES 128/256-bit</p>                                      |   |  |

<sup>9</sup>Supported only in Wi-Fi Client mode. For Enterprise Security methods not listed here, contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for custom offerings.

<sup>10</sup>These features are not part of the standard firmware. Contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for details.

| S.No. | Feature                                   | n-Link®   | WiSeConnect®  | Connect-io-n® |
|-------|---|---|---|---------------|
|       |   | RSA<br>SHA, SHA256<br>ECDH  |   |               |
| 29.   | Application throughputs <sup>11</sup>     | Upto 90 Mbps UDP<br>Upto 70 Mbps TCP  | With embedded TCP/IP Stack:<br>Upto 25 Mbps UDP<br>Upto 20 Mbps TCP<br>With TCP/IP Stack in Host:<br>Upto 40 Mbps UDP<br>Upto 25 Mbps TCP                     |               |
| 30.   | Operating Temperature Range               | -40°C to +85°C  |   |               |
| 31.   | Supply Voltages and Options <sup>12</sup> | Option 1: Single 3.0 to 3.6V Supply<br>Option 2 <sup>13</sup> : A 3.0 to 3.6V Supply, a 1.8 to 3.6V Supply and a 1.9 to 3.6V Supply   |   |               |
| 32.   | WLAN Features                             | Dynamic selection of data rate depending on the channel statistics.<br>Hardware accelerators for WEP 64/128-bit, TKIP, AES and WPS<br>Support for WMM<br>Support for AMPDU Aggregation/De-aggregation and AMSDU De-aggregation<br>Support for IEEE 802.11d/e/l, 802.11j <sup>14</sup> , 802.11w/k/v/r/h <sup>14</sup> |   |               |
| 33.   | TCP/IP Features                           | NA  | TCP/IP Stack with IPv4, IPv6<br>HTTP Server/Client<br>Static and Dynamic Webpages with JSON Objects (for HTML Server)<br>DHCP Server/Client for IPv4 and IPv6 |               |

<sup>11</sup>The throughputs mentioned here have been recorded in an ideal environment on an x86 platform over USB. Throughputs observed in other environments might differ based on the host interface speeds (e.g., SPI/SDIO clock frequency, UART Baud Rate, etc.), host processor capabilities (CPU frequency, RAM, etc.), wireless medium, physical obstacles, distance, etc.

<sup>12</sup>USB Interface needs VBUS level of 5V for detection and enumeration.

<sup>13</sup>This option results in lower power consumption overall. Refer to the Module Integration Guide for details on the circuit.

<sup>14</sup>Except 802.11h, all other features to be supported in future software releases. 802.11h is supported in n-Link™ only. Contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for DFS certification for different regulatory domains.

| S.No. | Feature                                    | n-Link®  | WiSeConnect®   | Connect-io-n® |
|-------|--|--|--|---------------|
|       |  |  | HTTPS Server/Client<br>ICMP<br>SSL 3.0/TLS 1.2<br>Websockets<br>DNS Client<br>IGMP<br>FTP Client<br>SNMP<br>mDNS Client <sup>15</sup><br>DNS-SD Client <sup>15</sup><br>SNMP <sup>15</sup> |               |
| 34.   | Bluetooth Features                         | Supports Classic mode piconet with seven active slaves <sup>16</sup> .<br>Supports Low Energy mode with upto eight active slaves <sup>17</sup> .<br>Supports scatternet with two slave roles or one master role and one slave role while being visible <sup>18</sup> .<br>Proprietary Mode to support 15 active slaves by using the “reserved” bit <sup>18</sup> .<br>Bluetooth security features: Authentication, Pairing and Encryption.<br>Supports low power connection states such as hold and sniff modes with selectable sniff intervals <sup>19</sup> .<br>Adaptive Frequency Hopping (AFH), Interlaced scanning, Quality of Service, Channel Quality Driven Data Rate <sup>18</sup> .<br>Channel assessment algorithm provides fast and accurate determination of occupied channels for use in adaptive frequency hopping mode <sup>18</sup> .<br>Proprietary FEC for DQPSK and 8-PSK modes.<br>Provides finer granularity of range vs. throughput control. |  |               |
| 35.   | Bluetooth Profiles/Protocols <sup>20</sup> | All profiles are to  | GAP  |               |

<sup>15</sup>mDNS, DNS-SD and SNMP supported in future software releases.

<sup>16</sup>Current software releases support one slave.

<sup>17</sup>WiSeConnect™ release v1.6.1 onwards supports upto 8 active slaves and n-Link™ release v1.2.0 onwards supports upto 3 active slaves. Support for upto eight slaves for n-Link™ to be added in future releases.

<sup>18</sup>Supported in future software releases. Two slave roles can be supported only when LE mode is not enabled.

<sup>19</sup>Hold supported in future software releases.

| S.No. | Feature         | n-Link®  | WiSeConnect®   | Connect-io-n® |
|-------|-----------------|--|--|---------------|
|       |                 | be implemented in the Host.  | GATT<br>SPP<br>SDP<br>SMP<br>L2CAP<br>RFCOMM<br>iAP1 |               |
| 36.   | ZigBee Features | <p><b>MAC:</b><br/>Supported modes: ZigBee Coordinator, Router<sup>21</sup>, End device.<br/>PHY features: Beacon<sup>18</sup>, Non-Beacon, CCM Security, Promiscuous mode.<br/>Power saving using End Device Sleep, network periodic sleep.<br/>Supports CCM* Security levels 1-7.<br/>Supports Active scan, channel selection, Association and Disassociation, Orphan scanning, and coordinator realignment.</p> <p><b>Network Layer:</b><br/>Network Discovery<br/>Energy Detection Scan<br/>Network Formation<br/>Permit Joining<br/>Network Join<br/>Network Rejoin<br/>Stochastic Addressing<br/>Network Leave<br/>Network Reset<br/>Routing (Symmetric)<br/>Address Conflict<br/>PANID Conflict<br/>Network Status Updates<br/>Link Status Commands<br/>Data Transmission (Unicast and Broadcast)</p> |  |               |

<sup>20</sup>Profiles not listed here can be offered as part of custom firmware. Contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for details.

<sup>21</sup>Coordinator and Router modes supported in future software releases.

| S.No. | Feature                        | n-Link®  | WiSeConnect®  | Connect-io-n® |
|-------|--------------------------------|--|---|---------------|
|       |                                | <p>NIB Management<br/>Many-to-one and source routing<br/>Multicast relaying and route discovery</p> <p><b><u>APS Layer:</u></b><br/>           APSDE Data primitives<br/>           APSME Group Services<br/>           APSME Binding Services<br/>           APSME Fragmentation Service<br/>           Reliable Transport<br/>           Duplicate Rejection<br/>           APS Layer Security</p> <p><b><u>ZDO/ZDP Layer:</u></b><br/>           Device Discovery<br/>           Service Discovery<br/>           Security Manager<br/>           Node Manager<br/>           Network Manager<br/>           Binding Manager<br/>           Group Manager<br/>           Startup Attributes Set</p> |   |               |
| 37.   | Power Save Modes <sup>22</sup> | <p>Dynamic Clock Gating<br/>           Low Power (LP) Mode – Modem and RF Transceiver Powered off. Host Interface is active. Supported with all host interfaces.<br/>           Ultra-Low Power (ULP) Mode – Most of the module powered off except for a small portion running a timer. Host interface is inactive. Entry and exit of sleep mode can be through packet or GPIO based handshake. Supported only in SPI, UART (WiSeConnect® and Connect-io-n®) and SDIO (n-Link®) modes.</p>   |   |               |
| 38.   | Miscellaneous Features         | Automatic Firmware Checksum validation and   | Wireless Firmware Upgrade<br>Wireless Configuration |               |

<sup>22</sup>Refer to Technical Reference Manual of n-Link® Modules and Programmer Reference Manual/API User Guide of WiSeConnect® and Connect-io-n® Modules for more details on how to use these modes. Refer to the GPIO section of the Pin Description table to understand the signal requirements for these modes.

| S.No. | Feature | n-Link <sup>®</sup> | WiSeConnect <sup>®</sup> | Connect-io-n <sup>®</sup> |
|-------|---------|---------------------|--------------------------|---------------------------|
|       |         | upgrade at power-up |                          |                           |

**Table 1: RS9113 Module Family Features**

### 3 Package Description

The RS9113 Modules are offered in two package variants – one with an integrated antenna (and U.FL connector) and the other without an antenna.


#### 3.1 Package Description of Module without Antenna (Package # P6)

##### 3.1.1 Mechanical Characteristics


| Parameter         | Value (L X W X H) | Units |
|-------------------|-------------------|-------|
| Module Dimensions | 14 x 15 x 2.1     | mm    |
| Tolerance         | ±0.2              | mm    |

**Table 2: Mechanical Dimensions of Module without Antenna**

### 3.1.2 Package Dimensions





PAD SIZE 0.40mm x 0.60mm  
CORNERPAD SIZE 0.60mm x 0.60mm  
PAD PITCH:0.70mm  
ALL DIMENSIONS ARE IN mm



**Figure 4: Package Dimensions of Module without Antenna**

### 3.1.3 PCB Landing Pattern



**Figure 5: PCB Landing Pattern of Module without Antenna**


## 3.2 Package Description of Module with Antenna (Package # P7)

### 3.2.1 Mechanical Characteristics

| Parameter         | Value (L X W X H) | Units |
|-------------------|-------------------|-------|
| Module Dimensions | 27 x 16 x 3.1     | mm    |
| Tolerance         | ±0.2              | mm    |


**Table 3: Mechanical Dimensions of Module with Antenna**

### 3.2.2 Package Dimensions




**Figure 6: Package Dimensions of Module with Antenna**

### 3.2.3 PCB Landing Pattern




**Figure 7: PCB Landing Pattern of Module with Antenna**



**Figure 8: Mounting View of Module with Antenna**

### 3.1 Recommended Reflow Profile



**Figure 9: Reflow Diagram**


Note: The profile shown is based on SAC 305 solder (3% silver, 0.5% copper). We recommend the ALPHA OM-338 lead-free solder paste. This profile is provided mainly for guidance. The total dwell time depends on the thermal mass of the assembled board and the sensitivity of the components on it. The recommended belt speed is 50-60 Cm/Min. A finished module can go through two more reflow processes

### 3.2 Baking Instructions

The RS9113 module packages are moisture sensitive and devices must be handled appropriately. After the devices are removed from their vacuum-sealed packs, they should be taken through reflow for board assembly within 168 hours at room conditions, or stored at under 10% relative humidity. If these conditions are not met, the devices must be baked before reflow. The recommended baking time is nine hours at 125°C.


## 4 Pinout and Pin Description

### 4.1 Pinout of Module without Antenna



**Figure 10: Pinout Diagram of Module without Antenna**

## 4.2 Pinout of Module with Integrated Antenna



**Figure 11: Pinout Diagram of Module with Antenna**

## 4.3 Pin Description

This section describes the pins of the two packages of the RS9113 Module family. The information contained here should be used along with the information in the Module Integration Guide.

| S.No   | Pin Name        | Pin # in P6 | Pin # in P7 | Direction    | Description  |
|--|-----------------|-------------|-------------|--------------|--|
| <b>Control and RF Interface</b>                |                 |             |             |              |  |
| 1.   | RESET_N         | 74          | 51          | Input        | Active-low asynchronous reset signal. The minimum reset assertion time is 20 ms.   |
| 2.   | RF_OUT_2        | 32          | ---         | RF In/RF Out | Default Antenna port. Connect to Antenna with a 50 $\Omega$ impedance. Refer to Module Integration Guide for details.  |
| 3.   | RF_OUT_1        | 37          | ---         | RF In/RF Out | Used in the case of Antenna Diversity <sup>23</sup> . If used, connect to Antenna with a 50 $\Omega$ impedance and follow same guidelines as RF_OUT_2 from Module Integration Guide. If unused, leave unconnected. |
| <b>Power and Ground Interface<sup>24</sup></b> |                 |             |             |              |  |
| 4.   | VIN_MOD         | 49          | 33          | Input        | 3.3V Digital Power Supply  |
| 5.   | ANA33           | 50          | 34          | Input        | 1.9V to 3.6V Analog Power Supply   |
| 6.   | SDIO_VDD_18_33  | 27          | 19          | Input        | 3.3V Digital Power Supply  |
| 7.   | VBATT           | 100         | 52          | Input        | 1.8V to 3.6V Digital Power Supply.   |
| 8.   | VRF33           | 52, 53      | ---         | Input        | 3.3V Analog Supply for the RF Transceiver.   |
| 9.   | VDD33           | 59          | ---         | Input        | 3.3V Digital Supply for the RF Transceiver.  |
| 10.  | VOU1DOP1        | 92          | 37          | Output       | USB Mode: Connect to USB_VDDD.<br>Other Modes: Leave unconnected.  |
| 11.  | VOU1DOP3        | 66          | 40          | Output       | USB Mode: Connect to USB_VDDP.<br>Other Modes: Leave unconnected.  |
| 12.  | VOU1DOP1A       | 63          | ---         | Output       | Connect to BBP_LMAC_VDD_12 through a filter. Refer to the Module Integration Guide for more details.   |
| 13.  | BBP_LMAC_VDD_12 | 91          | ---         | Input        | Connect to the VOU1DOP1A pin through a filter. Refer to the Module Integration Guide for more details.   |

<sup>23</sup>Supported in future software releases.

<sup>24</sup>Refer to the Module Integration Guide for recommendations on different supplies.

| S.No                                      | Pin Name            | Pin # in P6   | Pin # in P7  | Direction | Description  |
|---|---------------------|---|--|-----------|--|
| 14.                                       | USB_VDDA            | 14  | 43   | Input     | USB Mode: 3.3V Analog Supply.<br>Other Modes: Connect to Ground.   |
| 15.                                       | USB_VDDS            | 23  | 22   | Input     | USB Mode: 3.3V Digital Supply.<br>Other Modes: Connect to Ground.  |
| 16.                                       | USB_VDDP            | 77  | 21   | Input     | USB Mode: Connect to VOUTLDOP3.<br>Other Modes: Connect to Ground. |
| 17.                                       | USB_VDDD            | 15  | 42   | Input     | USB Mode: Connect to VOUTLDOP1.<br>Other Modes: Connect to Ground. |
| 18.                                       | GND                 | 1, 20, 33,<br>34, 35, 36,<br>38, 42, 43,<br>44, 45, 47,<br>48, 51, 57,<br>67, 85, 86,<br>87, 88, 90,<br>101 | 53, 54, 55,<br>56, 57, 58,<br>59, 60, 61,<br>62, 63, 64,<br>65, 66, 67,<br>68, 69, 70,<br>71, 72, 73,<br>74, 75, 76,<br>77, 78, 79 | Ground    | Common Ground  |
| <b>SDIO, Slave SPI and USB Interfaces</b> |                     |   |  |           |  |
| 19.                                       | SDIO_CLK/SPI_CLK    | 25  | 18   | Input     | SDIO & SPI Modes: Interface clock from Host processor              |
|   |                     |   |  | Input     | Other modes: Reserved. Connect to Ground.                          |
| 20.                                       | SDIO_CMD/SPI_CSN    | 24  | 17   | Inout     | SDIO Mode: SDIO Interface Command Signal                           |
|   |                     |   |  | Input     | SPI Mode: Active-low SPI Chip Select Signal                        |
|   |                     |   |  | Input     | Other Modes: Reserved. Connect to Ground.                          |
| 21.                                       | SDIO_DATA0/SPI_MOSI | 78  | 13   | Inout     | SDIO Mode: SDIO Interface Data0 Signal                             |
|   |                     |   |  | Input     | SPI Mode: SPI Master-Out-Slave-In Signal                           |
|   |                     |   |  | Output    | Other Modes: Reserved. Leave unconnected.                          |

| S.No | Pin Name                 | Pin # in P6 | Pin # in P7 | Direction | Description   |
|------|--------------------------|-------------|-------------|-----------|---|
| 22.  | SDIO_DATA1/SPI_MISO      | 79          | 14          | Inout     | SDIO Mode: SDIO Interface DATA1 Signal  |
|      |                          |             |             | Output    | SPI Mode: SPI Master-In-Slave-Out Signal  |
|      |                          |             |             | Input     | Other Modes: Reserved. Connect to Ground.   |
| 23.  | SDIO_DATA2/SPI_INTERRUPT | 26          | 16          | Inout     | SDIO Mode: SDIO Interface DATA2 Signal  |
|      |                          |             |             | Output    | SPI Mode: Interrupt Signal to the Host. Active-high level, Active-low level and Open Drain modes are supported. In ULP mode, a pull-up or pull-down resistor of 100 kΩ might be required depending on whether the signal is configured as Active-low or Active-high. The pull-up/pull-down resistor can be avoided if the Host can mask this interrupt before the module enters ULP Sleep mode and unmask it after it exits ULP Sleep mode. |
|      |                          |             |             | Input     | Other modes: Reserved. Connect to Ground.   |
| 24.  | SDIO_DATA3               | 80          | 15          | Inout     | SDIO Mode: SDIO Interface DATA3 Signal  |
|      |                          |             |             | Input     | Other Modes: Reserved. Connect to Ground.   |
| 25.  | USB_VBUS                 | 16          | 9           | Input     | USB Mode: 5V VBUS Signal from USB Connector.  |
|      |                          |             |             | Input     | Other Modes: Leave unconnected.   |
| 26.  | USB_DN                   | 17          | 10          | Inout     | Negative Data Channel from USB Connector.   |
|      |                          |             |             | Inout     | Other Modes: Leave unconnected.   |
| 27.  | USB_DP                   | 18          | 11          | Inout     | Positive Data Channel from USB Connector.   |
|      |                          |             |             | Inout     | Other Modes: Leave unconnected.   |
| 28.  | USB_ID                   | 19          | 12          | Inout     | ID signal from USB Connector.   |
|      |                          |             |             | Inout     | Other Modes: Leave unconnected.   |

| S.No                               | Pin Name            | Pin # in P6 | Pin # in P7 | Direction | Description   |
|------------------------------------|---------------------|-------------|-------------|-----------|---|
| <b>GPIO Interface<sup>25</sup></b> |                     |             |             |           |   |
| 29.                                | GPIO_0              | 75          | ---         | Inout     | Reserved – connect a 100 kΩ pull-down resistor.   |
| 30.                                | GPIO_1              | 11          | ---         | Inout     | Reserved – connect a 100 kΩ pull-up resistor.   |
| 31.                                | GPIO_2/HOST_WAKE UP | 10          | 26          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.   |
|                                    |                     |             |             | Output    | Host Wakeup Interrupt Mode: This pin is used by firmware to indicate a pending packet to the Host processor. It should be used only if the Host processor is not able to wake up from a sleep state using the host interface specific interrupt like SDIO_DATA2/SPI_INTR. A pull up or pull down has to be placed on this pin based on whether the pin is configured as active low or active high interrupt in the Host processor, respectively. This feature can be enabled and configured through API (for WiSeConnect®/Connect-io-n®) and driver settings (for n-Link®). |
| 32.                                | GPIO_3              | 22          | ---         | Inout     | Reserved – connect a 100 kΩ pull-up resistor if ULP Sleep Mode is used and VINMOD (3.3V) is not switched off using an external load switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.   |
| 33.                                | GPIO_4              | 12          | ---         | Inout     | Reserved – connect a 100 kΩ pull-up resistor if ULP Sleep Mode is used and VINMOD (3.3V) is not switched off using an external load switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.   |
| 34.                                | GPIO_5              | 13          | ---         | Inout     | Reserved – connect a 100 kΩ pull-up resistor if ULP Sleep Mode is used and VINMOD (3.3V) is not switched off  |

<sup>25</sup>All unused GPIOs can be configured by the Host processor (through a software command) as outputs to reduce current consumption.

| S.No | Pin Name         | Pin # in P6 | Pin # in P7 | Direction | Description   |
|------|------------------|-------------|-------------|-----------|---|
|      |                  |             |             |           | using an external load switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.  |
| 35.  | GPIO_6           | 76          | ---         | Inout     | Reserved – connect a 100 kΩ pull-up resistor if ULP Sleep Mode is used and VINMOD (3.3V) is not switched off using an external load switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.   |
| 36.  | GPIO_7/I2C_SCL   | 30          | 23          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.   |
|      |                  |             |             | Input     | I <sup>2</sup> C Mode: I <sup>2</sup> C interface clock signal – connect a 10 kΩ pull-up resistor on this signal as per the I <sup>2</sup> C standard. This feature is supported only when the I <sup>2</sup> S mode is enabled in the n-Link™ releases v1.5.0 onwards. In WiSeConnect™ this feature is supported for IAP communication from release 1.6.0 onwards. |
| 37.  | GPIO_8/I2C_SDA   | 83          | 29          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.   |
|      |                  |             |             | Inout     | I <sup>2</sup> C Mode: I <sup>2</sup> C interface data signal – connect a 10 kΩ pull-up resistor on this signal as per the I <sup>2</sup> C standard. This feature is supported only when the I <sup>2</sup> S mode is enabled in the n-Link™ releases v1.5.0 onwards. In WiSeConnect™ this feature is supported for IAP communication from release 1.6.0 onwards.  |
| 38.  | GPIO_9/UART1_RX  | 7           | 6           | Inout     | GPIO Mode: Reserved – leave this pin unconnected.   |
|      |                  |             |             | Input     | UART Mode: UART 1 Serial Input. This pin is configured as UART pin if UART is selected as the Host Interface.   |
| 39.  | GPIO_10/UART1_TX | 6           | 5           | Inout     | GPIO Mode: Reserved – leave this pin unconnected.   |
|      |                  |             |             | Output    | UART Mode: UART 1 Serial Output. This pin is configured as UART pin if UART is  |

| S.No | Pin Name                             | Pin # in P6 | Pin # in P7 | Direction | Description  |
|------|--------------------------------------|-------------|-------------|-----------|--|
|      |                                      |             |             |           | selected as the Host Interface.  |
| 40.  | GPIO_11/UART1_RTS /I2S_CLK/PCM_CLK   | 8           | 7           | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                                      |             |             | Output    | UART Mode: UART 1 Request To Send – connect a 100 kΩ pull-down resistor if the host is not controlling this signal at all times. This pin is configured as UART pin if UART is selected as the Host Interface. |
|      |                                      |             |             | Input     | I <sup>2</sup> S Mode: I2S Clock signal. Supported only in n-Link™ in Slave mode from release v1.5.0 onwards.  |
|      |                                      |             |             | Input     | PCM Mode: PCM Clock signal. Supported only in n-Link™ in Slave mode from release v1.5.0 onwards.   |
| 41.  | GPIO_12/UART1_CTS /I2S_WS/PCM_FSYN C | 98          | 41          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                                      |             |             | Input     | UART Mode: UART 1 Clear To Send – connect a 100 kΩ pull-down resistor if the host is not controlling this signal at all times. This pin is configured as UART pin if UART is selected as the Host Interface.   |
|      |                                      |             |             | Input     | I <sup>2</sup> S Mode: I2S WS signal. Supported only in n-Link™ in Slave mode from release v1.5.0 onwards.   |
|      |                                      |             |             | Input     | PCM Mode: PCM FSYNC signal. Supported only in n-Link™ in Slave mode from release v1.5.0 onwards.   |
| 42.  | GPIO_13/I2S_DIN/PCM_MOSI/DBG_UART_RX | 71          | 49          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                                      |             |             | Input     | UART Mode: UART 2 (Debug) Serial Input.  |
|      |                                      |             |             | Input     | I <sup>2</sup> S Mode: I2S Data Input signal. Supported only in n-Link™ in Slave mode from release v1.5.0 onwards.   |
|      |                                      |             |             | Input     | PCM Mode: PCM Master-Out-Slave-In signal. Supported only in n-Link™ in Slave mode from release v1.5.0  |

| S.No | Pin Name                                      | Pin # in P6 | Pin # in P7 | Direction | Description  |
|------|---|-------------|-------------|-----------|--|
|      |   |             |             |           | onwards.   |
| 43.  | GPIO_14/I2S_DOUT/<br>PCM_MISO/DBG_UA<br>RT_TX | 9           | 8           | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |   |             |             | Output    | UART Mode: UART 2 (Debug) Serial Output.   |
|      |   |             |             | Output    | I <sup>2</sup> S Mode: I2S Data Output signal. Supported only in n-Link™ in Slave mode from release v1.5.0 onwards.  |
|      |   |             |             | Output    | PCM Mode: PCM Master-In-Slave-Out signal. Supported only in n-Link™ in Slave mode from release v1.5.0 onwards.   |
| 44.  | GPIO_15/BLDR_BPS/<br>LP_WAKEUP                | 29          | 24          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |   |             |             | Input     | BLDR_BPS/LP_WAKEUP – in this mode, the signal has two functionalities – one during the bootloading process and one after the bootloading. During bootloading, this signal is an active-high input to indicate that the bootloader should bypass any inputs from the Host processor and continue to load the default firmware from Flash. After bootloading, this signal is an active-high input to indicate that the module should wakeup from its Low Power (LP) sleep mode. The BLDR_BPS functionality is valid only for WiSeConnect®/Connect-io-n® modules. |
| 45.  | GPIO_16/LED0                                  | 28          | 25          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |   |             |             | Output    | LED Mode: Control signal for an external LED.  |
| 46.  | GPIO_17/WLAN_ACT<br>IVE                       | 84          | 28          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |   |             |             | Output    | Bluetooth Coexistence Mode: Active-high signal to indicate to an external Bluetooth IC that WLAN transmission is active. Not supported in the current firmware.  |

| S.No | Pin Name              | Pin # in P6 | Pin # in P7 | Direction | Description  |
|------|-----------------------|-------------|-------------|-----------|--|
| 47.  | GPIO_18/BT_PRIORITY   | 82          | 30          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                       |             |             | Input     | Bluetooth Coexistence Mode: Active-high signal used to indicate to the module that Bluetooth transmissions are higher priority. Not supported in the current firmware.   |
| 48.  | GPIO_19/BT_ACTIVE     | 21          | 32          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                       |             |             | Input     | Bluetooth Coexistence Mode: Active-high signal used to indicate to the module that an external Bluetooth IC is transmitting. Not supported in the current firmware.  |
| 49.  | GPIO_21/PS_SLP_0      | 81          | 31          | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                       |             |             | Output    | Power Save Mode: This signal is used to indicate to the Host processor when the module enters (logic low) and exits (logic high) the LP and ULP Sleep modes when the GPIO Handshake mode is enabled. For ULP mode, connect a 100 kΩ pull-down resistor. For ULP mode, the ULP_GPIO_1 signal, if available in the package, may be used instead of GPIO_21 for the same purpose but without the need for the pull-down resistor. |
| 50.  | ULP_GPIO_0/ULP_WAKEUP | 3           | 2           | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                       |             |             | Input     | Power Save Mode: Active-high input to indicate that the module should exit its Ultra low power sleep mode – connect a 100 kΩ pull-down resistor if the host is not controlling this signal at all times.   |
| 51.  | ULP_GPIO_1/PS_SLP_1   | 68          | ---         | Inout     | GPIO Mode: Reserved – leave this pin unconnected.  |
|      |                       |             |             | Output    | Power Save Mode: This signal is used to indicate to the Host processor when the module enters (logic low) and exits (logic high) the ULP Sleep mode. The GPIO_21 signal may be used for the  |

| S.No   | Pin Name   | Pin # in P6 | Pin # in P7 | Direction | Description  |
|--|------------|-------------|-------------|-----------|--|
|  |            |             |             |           | same purpose in case the package does not have the ULP_GPIO_1 signal available – GPIO_21 will need a pull-down resistor.   |
| 52.  | ULP_GPIO_2 | 99          | ---         | Inout     | Reserved – leave this pin unconnected.   |
| 53.  | ULP_ANAGPI | 73          | 50          | Input     | Reserved – leave this pin unconnected.   |
| <b>Host Selection Interface<sup>26</sup></b> |            |             |             |           |  |
| 54.  | HOST_SEL_0 | 60          | 36          | Inout     | SDIO Mode: Leave unconnected.<br>SPI Mode: Connect a 4.7 kΩ pull-down resistor.<br>USB Mode: Leave unconnected.<br>USB-CDC Mode: Leave unconnected.<br>UART Mode: Connect a 4.7 kΩ pull-down resistor.                   |
| 55.  | HOST_SEL_1 | 55          | 35          | Inout     | SDIO Mode: Leave unconnected.<br>SPI Mode: Leave unconnected.<br>USB Mode: Connect a 4.7 kΩ pull-down resistor.<br>USB-CDC Mode: Connect a 4.7 kΩ pull-down resistor.<br>UART Mode: Connect a 4.7 kΩ pull-down resistor. |
| 56.  | BOOTMODE_0 | 40          | 20          | Inout     | SDIO Mode: Leave unconnected.<br>SPI Mode: Leave unconnected.<br>USB Mode: Connect a 4.7 kΩ pull-down resistor.<br>USB-CDC Mode: Leave unconnected.<br>UART Mode: Leave unconnected.                                     |
| <b>Miscellaneous Signals</b>                 |            |             |             |           |  |
| 57.  | HOST_BB_EN | 94          | 39          | Output    | Control signal used to indicate the entry (logic low) and exit (logic high) of the module into ULP mode. May be  |

<sup>26</sup>These are bootstrap signals and should not be actively driven to logic high or logic low by an external source. They should either be left unconnected or pulled down with a 4.7 kΩ resistor as per their descriptions.

| S.No | Pin Name     | Pin # in P6                                    | Pin # in P7 | Direction       | Description   |
|------|--------------|--|-------------|-----------------|---|
|      |              |  |             |                 | used to control an external Load Switch and/or DC-DC for switching off the 3.3V supplies (other than VBATT) and reduce current consumption in ULP Mode. Refer to the Module Integration Guide for more details. |
| 58.  | JP0          | 69   | 47          | Input           | Reserved – connect a 4.7 kΩ pull-down resistor.   |
| 59.  | JP1          | 70   | 48          | Input           | Reserved – connect a 4.7 kΩ pull-down resistor.   |
| 60.  | JP2          | 96   | 45          | Input           | Reserved – connect a 4.7 kΩ pull-down resistor.   |
| 61.  | JNC          | 97   | 46          | Output          | Reserved – leave this pin unconnected.  |
| 62.  | AUX_DAC_OUT  | 93   | 38          | Output          | Reserved – leave unconnected.   |
| 63.  | AUX_ADC_IN0  | 65   | 44          | Input           | Reserved – leave unconnected.   |
| 64.  | BOOTLOAD_EN  | 41   | 27          | Inout           | Reserved – leave unconnected.   |
| 65.  | XTAL_32KHZ_N | 5  | 4           | Input           | Reserved – leave unconnected.   |
| 66.  | XTAL_32Khz_P | 4  | 3           | Input           | Reserved – leave unconnected.   |
| 67.  | EXT_PA_ON    | 64   | ---         | Output          | Reserved – leave unconnected.   |
| 68.  | WURX         | 2  | 1           | Input           | Reserved – leave unconnected.   |
| 69.  | PDN          | 58   | ---         | Input           | Reserved – connect to 100kΩ pull-down resistor.   |
| 70.  | NC           | 31, 39,46,<br>54, 56, 61,<br>62, 72, 89,<br>95 | ---         | NC (No Connect) | Leave unconnected.  |

**Table 4: Pin Descriptions**

## 5 Specifications

### 5.1 Absolute Maximum Ratings

Absolute maximum ratings in the table given below are the values beyond which the device could be damaged. Functional operation at these conditions or beyond these conditions is not guaranteed.

| Parameter  | Symbol                     | Value              | Units |
|--|----------------------------|--------------------|-------|
| Input digital supply voltages  | VIN_MOD,<br>SDIO_VDD_18_33 | 3.6                | V     |
| USB VBUS voltage   | USB_VBUS                   | 5.25               | V     |
| Input analog supply voltage  | ANA33                      | 3.6                | V     |
| Input analog voltage for USB   | USB_VDDA                   | 3.6                | V     |
| Input digital voltage for USB  | USB_VDDS                   | 3.6                | V     |
| Input analog supply voltage for RF   | VRF33                      | 3.6                | V     |
| Input digital supply voltage for RF  | VDD33                      | 3.6                | V     |
| Input digital supply voltage for ultra-low power deep sleep related sections | VBATT                      | 3.6                | V     |
| RF Input Level   | RF_OUT_1,<br>RF_OUT_2      | 10                 | dBm   |
| Storage temperature  | T <sub>store</sub>         | -65 to 150         | °C    |
| Operating temperature range  | T <sub>op</sub>            | -40 to 85          | °C    |
| Electrostatic discharge tolerance (HBM)                                      | ESD <sub>HBM</sub>         | 2000 <sup>27</sup> | V     |
| Electrostatic discharge tolerance (CDM)                                      | ESD <sub>CDM</sub>         | 500                | V     |
| Electrostatic discharge tolerance (MM)                                       | ESD <sub>MM</sub>          | 60                 | V     |
| Maximum Current consumption in TX mode                                       | I <sub>max</sub>           | 500                | mA    |

**Table 5: Absolute Maximum Ratings**

<sup>27</sup> ESD Tolerance for HBM is 2000V for all pins except WURX. For WURX the tolerance is 1500V

## 5.2 Recommended Operating Conditions

| Parameter  | Symbol                     | Min. | Typ. | Max. | Units |
|--|----------------------------|------|------|------|-------|
| Input digital supply voltages  | VIN_MOD,<br>SDIO_VDD_18_33 | 3.0  | 3.3  | 3.6  | V     |
| Input analog supply voltage  | ANA33                      | 1.9  | 3.3  | 3.6  | V     |
| Input analog voltage for USB   | USB_VDDA                   | 3.0  | 3.3  | 3.6  | V     |
| Input digital voltage for USB  | USB_VDDS                   | 3.0  | 3.3  | 3.6  | V     |
| Input analog supply voltage for RF   | VRF33                      | 3.0  | 3.3  | 3.6  | V     |
| Input digital supply voltage for RF  | VDD33                      | 3.0  | 3.3  | 3.6  | V     |
| Input digital supply voltage for ultra-low power deep sleep related sections | VBATT                      | 1.8  | 3.3  | 3.6  | V     |
| Ambient Temperature  | T <sub>a</sub>             | -40  | 25   | 85   | °C    |

**Table 6: Recommended Operating Conditions**

## 5.3 Reliability Qualification

The modules have been stress-tested for High Temperature Operating Life as per the JEDEC standard JESD22-A108D. The following are the details of the tests.

| Parameters   | Values/Details                                   |
|--|--|
| Ambient Temperature  | 110°C  |
| Junction Temperature   | 125°C  |
| Supply Voltage   | 3.6V   |
| Operational mode   | Regular Ping with no power save modes activated. |
| Stress Duration  | 1000 hours                                       |
| Number of Modules Tested   | 3 lots of 80 modules each                        |
| Intervals at which modules were removed from Temperature chamber for testing     | 168, 360, 720 and 1000 hours                     |
| Duration of the Tests (duration for which modules were kept outside the chamber) | 12 to 13 hours                                   |

| Parameters                         | Values/Details   |
|------------------------------------|--|
| Testing performed at each interval | <ol style="list-style-type: none"> <li>1) Receive Sensitivity in Channels 1 and 11 for 1 Mbps, 6 Mbps and 54 Mbps data rates</li> <li>2) Transmit power level and EVM in Channels 1 and 11 for 1 Mbps, 6 Mbps and 54 Mbps data rates</li> <li>3) Peak current consumption in Transmit and Receive modes</li> </ol> |
| Number of failed modules           | Zero   |

**Table 7: HTOL Based Stress Testing**

The stress testing as per the JEDEC JESD22-A108D standard enables us to predict the operating life of the modules from the acceleration factor calculated using the Arrhenius equation as per JEDEC JEP122G. The Arrhenius equation is as follows:

$$A_T = \lambda_{T1}/\lambda_{T2} = \exp[(-E_{aa}/k)(1/T_1 - 1/T_2)]$$

where<sup>28</sup>

$A_T$  = Acceleration Factor

$E_{aa}$  = Apparent activation energy (eV). 0.75eV is a conservative industry standard

$k$  = Boltzmann's constant ( $8.62 \times 10^{-5}$  eV/K)

$T_1$  = Temperature at use, in Kelvin

$T_2$  = Temperature at stress, in Kelvin

Using the data from the HTOL Based Stress Testing and assuming a junction temperature of 55°C for a use case scenario, we can safely assume an operating life of >9 years. The junction temperature for the module's ICs is usually 15 to 20°C more than the ambient temperature.

## 5.4 DC Characteristics – Digital I/O Signals

| Parameter                                       | Min. | Typ. | Max. | Units |
|---|------|------|------|-------|
| Input high voltage                              | 2    | -    | 3.6  | V     |
| Input low voltage                               | -0.3 | -    | 0.8  | V     |
| Output low voltage                              | -    | -    | 0.4  | V     |
| Output high voltage                             | 2.4  | -    | -    | V     |
| Input leakage current (at 3.3V or 0V)           | -    | -    | ±10  | µA    |
| Tristate output leakage current (at 3.3V or 0V) | -    | -    | ±10  | µA    |

**Table 8: Input/Output DC Characteristics**

<sup>28</sup>Refer to the JEDEC JEP122G standard for more details on each parameter of the equation

## 5.5 AC Characteristics

### 5.5.1 SDIO Interface


#### 5.5.1.1 Full Speed Mode

| Parameter   | Symbol            | Min. | Typ. | Max. | Units |
|---|-------------------|------|------|------|-------|
| SDIO Clock Period   | $T_{\text{sdio}}$ | 40   | -    | -    | ns    |
| SDIO Data Input Setup Time  | $T_s$             | 5    | -    | -    | ns    |
| SDIO Data Input Hold Time   | $T_h$             | 5    | -    | -    | ns    |
| SDIO Data Output – Clock-to-Output-Valid time during data transfer  | $T_{\text{odd}}$  | 0    | -    | 14   | ns    |
| SDIO Data Output – Clock-to-Output-Valid time during identification | $T_{\text{odi}}$  | 0    | -    | 50   | ns    |
| Output Load   |                   | 0    | -    | 40   | pF    |

**Table 9: AC Characteristics – SDIO Full Speed Mode (as per SDIO v2.0 Protocol)**

| Parameter   | Symbol            | Min. | Typ. | Max. | Units |
|---|-------------------|------|------|------|-------|
| SDIO Clock Period   | $T_{\text{sdio}}$ | 40   | -    | -    | ns    |
| SDIO Data Input Setup Time  | $T_s$             | 4    | -    | -    | ns    |
| SDIO Data Input Hold Time   | $T_h$             | 1    | -    | -    | ns    |
| SDIO Data Output – Clock-to-Output-Valid time during data transfer  | $T_{\text{odd}}$  | 0    | -    | 12   | ns    |
| SDIO Data Output – Clock-to-Output-Valid time during identification | $T_{\text{odi}}$  | 0    | -    | 50   | ns    |
| Output Load   |                   | 0    | -    | 40   | pF    |

**Table 10: AC Characteristics – SDIO Full Speed Mode (on Silicon)**



**Figure 12: SDIO Interface Timings – Full Speed Mode**

#### 5.5.1.2 High Speed Mode


| Parameter                                     | Symbol     | Min. | Typ. | Max. | Units |
|---|------------|------|------|------|-------|
| SDIO Clock Period                             | $T_{sdio}$ | 20   | -    | -    | ns    |
| SDIO Data Input Setup Time                    | $T_s$      | 6    | -    | -    | ns    |
| SDIO Data Input Hold Time                     | $T_h$      | 2    | -    | -    | ns    |
| SDIO Data Output – Clock-to-Output-Valid time | $T_{od}$   | -    | -    | 14   | ns    |
| Output Load                                   |            | 0    | -    | 40   | pF    |

**Table 11: AC Characteristics – SDIO High Speed Mode (as per SDIO v2.0 Protocol)**

| Parameter                                     | Symbol     | Min. | Typ. | Max. | Units |
|---|------------|------|------|------|-------|
| SDIO Clock Period                             | $T_{sdio}$ | 20   | -    | -    | ns    |
| SDIO Data Input Setup Time                    | $T_s$      | 4    | -    | -    | ns    |
| SDIO Data Input Hold Time                     | $T_h$      | 1    | -    | -    | ns    |
| SDIO Data Output – Clock-to-Output-Valid time | $T_{od}$   | -    | -    | 12   | ns    |

| Parameter   | Symbol | Min. | Typ. | Max. | Units |
|-------------|--------|------|------|------|-------|
| Output Load |        | 0    | -    | 40   | pF    |

**Table 12: AC Characteristics – SDIO High Speed Mode (on Silicon)**




**Figure 13: SDIO Interface Timings – High Speed Mode**

## 5.5.2 SPI Slave (Host SPI) Interface

### 5.5.2.1 Low Speed Mode

| Parameter                           | Symbol    | Min. | Typ. | Max. | Units |
|-------------------------------------|-----------|------|------|------|-------|
| SPI Clock Period                    | $T_{spi}$ | 40   | -    | -    | ns    |
| SPI_CSN to Output Valid time        | $T_{cs}$  | -    | -    | 7.5  | ns    |
| SPI_CSN Setup Time                  | $T_{cst}$ | 5    | -    | -    | ns    |
| SPI_MOSI Setup Time                 | $T_{sd}$  | 1.5  | -    | -    | ns    |
| SPI_MOSI Hold Time                  | $T_{hd}$  | 1    | -    | -    | ns    |
| SPI_MISO Clock-to-Output-Valid time | $T_{od}$  | -    | -    | 10   | ns    |
| Output Load                         |           | 0    | -    | 10   | pF    |

**Table 13: AC Characteristics – Slave SPI Low Speed Mode**




**Figure 14: Slave SPI Interface Timings – Low Speed Mode**

#### 5.5.2.2 High Speed Mode

| Parameter                           | Symbol    | Min. | Typ. | Max. | Units |
|-------------------------------------|-----------|------|------|------|-------|
| SPI Clock Period                    | $T_{spi}$ | 12.5 | -    | -    | ns    |
| SPI_CSN to Output Valid time        | $T_{cs}$  | -    | -    | 7.5  | ns    |
| SPI_CSN Setup Time                  | $T_{cst}$ | 5    | -    | -    | ns    |
| SPI_MOSI Setup Time                 | $T_{sd}$  | 1    | -    | -    | ns    |
| SPI_MOSI Hold Time                  | $T_{hd}$  | 1    | -    | -    | ns    |
| SPI_MISO Clock-to-Output-Valid time | $T_{od}$  | 2.5  | -    | 8.75 | ns    |
| Output Load                         |           | 0    | -    | 10   | pF    |

**Table 14: AC Characteristics – Slave SPI High Speed Mode**




**Figure 15: Slave SPI Interface Timings – High Speed Mode**

### 5.5.3 I<sup>2</sup>C Interface

#### 5.5.3.1 Fast Speed Mode

| Parameter                   | Symbol       | Min. | Typ. | Max. | Units   |
|-----------------------------|--------------|------|------|------|---------|
| I2C_SCL Period              | $T_{i2c}$    | 2.5  | -    | 10   | $\mu s$ |
| I2C_SCL Low Period          | $T_{low}$    | 1.3  | -    | -    | $\mu s$ |
| I2C_SCL High Period         | $T_{high}$   | 0.6  | -    | -    | $\mu s$ |
| Start Condition, Setup time | $T_{sstart}$ | 0.6  | -    | -    | $\mu s$ |
| Start Condition, Hold time  | $T_{hstart}$ | 0.6  | -    | -    | $\mu s$ |
| I2C_SDA, Setup Time         | $T_{sd}$     | 100  | -    | -    | $\mu s$ |
| Stop Condition, Setup time  | $T_{sstop}$  | 0.6  | -    | -    | $\mu s$ |
| Output Load                 |              | 0    |      | 10   | pF      |

**Table 15: AC Characteristics – I<sup>2</sup>C Fast Speed Mode**




**Figure 16: Interface Timings – I<sup>2</sup>C Fast Speed Mode**

### 5.5.3.2 High Speed Mode

| Parameter                   | Symbol       | Min. | Typ. | Max. | Units   |
|-----------------------------|--------------|------|------|------|---------|
| I2C_SCL Period              | $T_{i2c}$    | 0.3  | -    | 2.5  | $\mu$ s |
| I2C_SCL Low Period          | $T_{low}$    | 160  | -    | -    | ns      |
| I2C_SCL High Period         | $T_{high}$   | 60   | -    | -    | ns      |
| Start Condition, Setup time | $T_{sstart}$ | 160  | -    | -    | ns      |
| Start Condition, Hold time  | $T_{hstart}$ | 160  | -    | -    | ns      |
| I2C_SDA, Setup Time         | $T_{sd}$     | 10   | -    | -    | ns      |
| I2C_SDA, Hold Time          | $T_{hd}$     | 0    | -    | 70   | ns      |
| Stop Condition, Setup time  | $T_{sstop}$  | 160  | -    | -    | ns      |
| Output Load                 |              | 0    |      | 10   | pF      |

**Table 16: AC Characteristics – I<sup>2</sup>C High Speed Mode**




**Figure 17: Interface Timings – I<sup>2</sup>C High Speed Mode**


#### 5.5.4 I<sup>2</sup>S and PCM Interfaces

| Parameter                                    | Symbol       | Min. | Typ. | Max. | Units |
|--|--------------|------|------|------|-------|
| I2S_CLK/PCM_CLK Period                       | $T_{i2spcm}$ | 30   | -    | -    | ns    |
| I2S_CLK/PCM_CLK Low Period                   | $T_{low}$    | 13   | -    | -    | ns    |
| I2S_CLK/PCM_CLK High Period                  | $T_{high}$   | 13   | -    | -    | ns    |
| I2S_DOUT/PCM_MISO Setup Time                 | $T_{os}$     | 18   | -    | -    | ns    |
| I2S_DOUT/PCM_MISO Hold Time                  | $T_{oh}$     | 3    | -    | -    | ns    |
| I2S_DIN/I2S_WS/PCM_MOSI/PCM_FSYNC Setup Time | $T_{is}$     | 10   | -    | -    | ns    |
| I2S_DIN/I2S_WS/PCM_MOSI/PCM_FSYNC Hold Time  | $T_{ih}$     | 3    | -    | -    | ns    |
| Output Load                                  |              | 0    |      | 20   | pF    |

**Table 17: AC Characteristics – I<sup>2</sup>S and PCM**



**Figure 18: Interface Timings – I<sup>2</sup>S**



**Figure 19: Interface Timings – PCM**

NOTE: The PCM interface supports two modes – one where the MS bit of the frame is transmitted at the same rising clock edge as the FSYNC signal and the second where the MS bit is transmitted one clock cycle after the FSYNC signal is asserted. This is programmable and depicted in the above timing diagram as Option 1 and Option 2.

### 5.5.5 USB Interface

#### 5.5.5.1 Timing Characteristics

| Parameter  | Conditions | Min. | Typ. | Max. | Units |
|------------|------------|------|------|------|-------|
| $t_{rise}$ | 1.5 Mbps   | 75   | -    | 300  | ns    |
|            | 12 Mbps    | 4    | -    | 20   |       |
|            | 480 Mbps   | 0.5  | -    | -    |       |
| $t_{fall}$ | 1.5 Mbps   | 75   | -    | 300  | ns    |
|            | 12 Mbps    | 4    | -    | 20   |       |
|            | 480 Mbps   | 0.5  | -    | -    |       |
| Jitter     | 1.5 Mbps   | -    | -    | 10   | ns    |
|            | 12 Mbps    | -    | -    | 1    |       |
|            | 480 Mbps   | -    | -    | 0.2  |       |

**Table 18: Timing Characteristics for USB Interface**

### 5.5.5.2 Electrical Characteristics

| Parameter  | Conditions | Min.  | Typ. | Max. | Units |
|--|------------|-------|------|------|-------|
| V <sub>cm</sub> DC (DC level measured at receiver connector) | HS Mode    | -0.05 | -    | 0.5  | V     |
|  | LS/FS Mode | 0.8   | -    | 2.5  | V     |
| Crossover Voltages   | LS Mode    | 1.3   | -    | 2    | V     |
|  | FS Mode    | 1.3   | -    | 2    | V     |
| Power supply ripple noise (Analog 3.3V)                      | < 160 MHz  | -50   | -    | 50   | mV    |

**Table 19: Electrical Characteristics for USB Interface**


### 5.5.5.3 Voltage Thresholds

| Parameter              | Min. | Typ. | Max. | Units |
|------------------------|------|------|------|-------|
| A-Device Session Valid | 0.8  | 1.4  | 2.0  | V     |
| B-Device Session Valid | 0.8  | 1.4  | 4.0  | V     |
| B-Device Session End   | 0.2  | 0.45 | 0.8  | V     |

**Table 20: Input/Output DC Characteristics**

### 5.5.6 Reset Timing

The figure below shows the requirement for the Reset assertion time during power up and during module operation.



**Figure 20: Reset Timing**

## 5.6 Regulatory Specifications and Certifications

### 5.6.1 Regulatory Specifications

The modules have been certified for FCC, IC ,CE/ETSI and TELEC. Note that any changes to the module's configuration including (but not limited to) the programming values of the RF

Transceiver and Baseband can cause the performance to change beyond the scope of the certification. These changes, if made, may result in the module having to be certified afresh.

The table below lists the details of the regulatory certifications.

| Regulatory Certification | Grantee Code | Product Code | Description        |
|--------------------------|--------------|--------------|--------------------|
| FCC                      | XF6          | RS9113SB     | Single-band Module |
| FCC                      | XF6          | RS9113DB     | Dual-band Module   |
| IC                       | 8407A        | RS9113SB     | Single-band Module |
| IC                       | 8407A        | RS9113DB     | Dual-band Module   |
| TELEC                    | 005-101325   | RS9113SB     | Single-band Module |
| TELEC                    | 005-101228   | RS9113DB     | Dual-band Module   |

**Table 21: Regulatory Certifications**

NOTE: Click on the links below for details on product variants and ordering information:

- 1) [Product Variants](#)
- 2) [Ordering Information](#)

#### 5.6.2 Software Certifications

The module's software has been certified for Wi-Fi Alliance and Bluetooth-SIG test plans. The table below lists the details of the certifications. Contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for information on certifications not listed here.

| Wireless Protocol      | Certifying Authority | Certification ID   | Software Variant Certified  |
|------------------------|----------------------|--|-----------------------------|
| Wi-Fi (802.11 a/b/g/n) | Wi-Fi Alliance®      | <a href="#">WFA64481</a>   | WiSeConnect™                |
| Bluetooth              | Bluetooth SIG        | QD ID: <a href="#">83360</a><br>(Bluetooth 4.0)<br><br>QD ID: <a href="#">79352</a><br>(Bluetooth 2.1) | n-Link™ and<br>WiSeConnect™ |

**Table 22: Software Certifications**

The details of the features certified are available at the hyperlinks for each Certification ID.

## 6 Software Architecture

### 6.1 n-Link® Software Architecture

The n-Link® Software Architecture is a host based architecture with the OS providing the core functionality support for Wi-Fi, Bluetooth and ZigBee features and having zero load in the data path. The kernel layer interfaces with the host driver to provide functionality for different wireless modules.

The figure below illustrates the n-Link® Software Architecture with WLAN, Bluetooth and ZigBee.




Figure 21: n-Link® Software Architecture

### 6.1.1 Operating System Support


The n-Link® modules support the following versions of Linux and Android OS:

- 1) Linux kernel versions between 2.6.30 and 3.16
- 2) Wind River Linux 5.0.1
- 3) Android 4.4.3

Operating Systems to be supported in the future include Windows.

### 6.2 WiSeConnect®/Connect-io-n® Software Architecture

The figure below illustrates the software architecture of the WiSeConnect®/Connect-io-n® modules.



**Figure22: WiSeConnect®/Connect-io-n® Software Architecture**

As shown in the figure above, the WiSeConnect<sup>®</sup>/Connect-io-n<sup>®</sup> module is integrated with the host using the SPI, UART, USB or USB-CDC interface. The module receives all configuration commands from the Host and transfers data to or receives data from the host through this interface.

The module incorporates Wi-Fi Direct<sup>™</sup>, Access Point, WPA/WPA2-PSK, WPA/WPA2-Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS, EAP-PEAP, EAP-LEAP) Security<sup>29</sup>, Client Mode, Web-Server, TCP/IP Stack, DHCP Server, ARP, WPA supplicant, ZB stack, BT stack and profiles etc., to act as a wireless device server. It handles all the network connectivity functions.<sup>30</sup>

---


<sup>29</sup>Wi-Fi Direct<sup>™</sup> and Enterprise Security modes are supported only in WiSeConnect<sup>®</sup> modules.

<sup>30</sup>Contact Redpine Signals Sales ([sales@redpinesignals.com](mailto:sales@redpinesignals.com)) for more details on what combination of features are supported.

## 7 Module Marking and Ordering Information



### 7.1 Module Marking Information


The figure below illustrates the marking on the modules.



**Figure 23: Module Marking Information**

The table below explains the marking on the modules.

| Marking   | Description  |
|---|--|
| RS9113SB<br>RS9113DB  | Model Numbers for Single-band and Dual-band modules  |
| RS9113-NB0-S0W  | Software/Firmware supported – refer to the <a href="#">Product Naming and Variants</a> section for more details.   |
| XF6-RS9113SB<br>XF6-RS9113DB  | FCC Grant IDs for Single-band and Dual-band modules  |
| 8407A-RS9113SB<br>8407A-RS9113DB  | IC Grant IDs for Single-band and Dual-band modules   |
| 005-101325<br>005-101228  | Japan Type Approval Certificate Number for Single-band and Dual-band modules   |
| ABC-WWYY<br>ABC-WWYY-N  | Lot Code Information:<br>ABC – Internal usage<br>WW – Week of manufacture<br>YY – Year of manufacture<br>N - Alternate Flash devices have been added due to the EOL of original Flash device |
|  | FCC Compliance Mark  |
|  | CE Compliance Mark   |

| Marking   | Description           |
|---|-----------------------|
|  | TELEC Compliance Mark |

**Table 23: Module Marking Information**

## 7.2 Ordering Information

The RS9113 Module Family has the following variants.

| Module Part #  | Wi-Fi<br>2.4GHz | Wi-Fi<br>5GHz | BT | ZB | Integrated<br>Antenna<br>&U.FL | SW Variant   | Host Interface   |             |             |                  |                 | Package<br># |
|----------------|-----------------|---------------|----|----|--------------------------------|--------------|------------------|-------------|-------------|------------------|-----------------|--------------|
|                |                 |               |    |    |                                |              | S<br>D<br>I<br>O | U<br>S<br>B | S<br>P<br>I | U<br>A<br>R<br>T | USB<br>-<br>CDC |              |
| RS9113-N00-S0N | Y               | N             | N  | N  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-N00-D0N | Y               | Y             | N  | N  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-N00-S1N | Y               | N             | N  | N  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-N00-D1N | Y               | Y             | N  | N  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-NB0-S0N | Y               | N             | Y  | N  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-NB0-D0N | Y               | Y             | Y  | N  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-NB0-S1N | Y               | N             | Y  | N  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-NB0-D1N | Y               | Y             | Y  | N  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-N0Z-S0N | Y               | N             | N  | Y  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-N0Z-D0N | Y               | Y             | N  | Y  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-N0Z-S1N | Y               | N             | N  | Y  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-N0Z-D1N | Y               | Y             | N  | Y  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-NBZ-S0N | Y               | N             | Y  | Y  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-NBZ-D0N | Y               | Y             | Y  | Y  | N                              | n-Link®      | Y                | Y           | N           | N                | N               | P6           |
| RS9113-NBZ-S1N | Y               | N             | Y  | Y  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-NBZ-D1N | Y               | Y             | Y  | Y  | Y                              | n-Link®      | Y                | Y           | N           | N                | N               | P7           |
| RS9113-N00-S0W | Y               | N             | N  | N  | N                              | WiSeConnect® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N00-D0W | Y               | Y             | N  | N  | N                              | WiSeConnect® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N00-S1W | Y               | N             | N  | N  | Y                              | WiSeConnect® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-N00-D1W | Y               | Y             | N  | N  | Y                              | WiSeConnect® | N                | Y           | Y           | Y                | Y               | P7           |

| Module Part #  | Wi-Fi<br>2.4GHz | Wi-Fi<br>5GHz | BT | ZB | Integrated<br>Antenna<br>&U.FL | SW Variant    | Host Interface   |             |             |                  |                 | Package<br># |
|----------------|-----------------|---------------|----|----|--------------------------------|---------------|------------------|-------------|-------------|------------------|-----------------|--------------|
|                |                 |               |    |    |                                |               | S<br>D<br>I<br>O | U<br>S<br>B | S<br>P<br>I | U<br>A<br>R<br>T | USB<br>-<br>CDC |              |
| RS9113-NB0-S0W | Y               | N             | Y  | N  | N                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-NB0-D0W | Y               | Y             | Y  | N  | N                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-NB0-S1W | Y               | N             | Y  | N  | Y                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-NB0-D1W | Y               | Y             | Y  | N  | Y                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-N0Z-S0W | Y               | N             | N  | Y  | N                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N0Z-D0W | Y               | Y             | N  | Y  | N                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N0Z-S1W | Y               | N             | N  | Y  | Y                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-N0Z-D1W | Y               | Y             | N  | Y  | Y                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-NBZ-S0W | Y               | N             | Y  | Y  | N                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-NBZ-D0W | Y               | Y             | Y  | Y  | N                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-NBZ-S1W | Y               | N             | Y  | Y  | Y                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-NBZ-D1W | Y               | Y             | Y  | Y  | Y                              | WiSeConnect®  | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-N00-S0C | Y               | N             | N  | N  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N00-D0C | Y               | Y             | N  | N  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N00-S1C | Y               | N             | N  | N  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-N00-D1C | Y               | Y             | N  | N  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-NB0-S0C | Y               | N             | Y  | N  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-NB0-D0C | Y               | Y             | Y  | N  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-NB0-S1C | Y               | N             | Y  | N  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-NB0-D1C | Y               | Y             | Y  | N  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-N0Z-S0C | Y               | N             | N  | Y  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N0Z-D0C | Y               | Y             | N  | Y  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-N0Z-S1C | Y               | N             | N  | Y  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-N0Z-D1C | Y               | Y             | N  | Y  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-NBZ-S0C | Y               | N             | Y  | Y  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |

| Module Part #  | Wi-Fi<br>2.4GHz | Wi-Fi<br>5GHz | BT | ZB | Integrated<br>Antenna<br>&U.FL | SW Variant    | Host Interface   |             |             |                  |                 | Package<br># |
|----------------|-----------------|---------------|----|----|--------------------------------|---------------|------------------|-------------|-------------|------------------|-----------------|--------------|
|                |                 |               |    |    |                                |               | S<br>D<br>I<br>O | U<br>S<br>B | S<br>P<br>I | U<br>A<br>R<br>T | USB<br>-<br>CDC |              |
| RS9113-NBZ-D0C | Y               | Y             | Y  | Y  | N                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P6           |
| RS9113-NBZ-S1C | Y               | N             | Y  | Y  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |
| RS9113-NBZ-D1C | Y               | Y             | Y  | Y  | Y                              | Connect-io-n® | N                | Y           | Y           | Y                | Y               | P7           |

**Table 24: RS9113 Module Variants**

## 7.3 Collateral

### 7.3.1 Collateral for n-Link® Modules

The following documentation and software are available along with the n-Link® modules.

- Module Integration Guide.
- Device drivers
- Technical Reference Manual
- Evaluation Kit (EVK)
- EVK User Guide

### 7.3.2 Collateral for WiSeConnect®/Connect-io-n® Modules


The following documentation and software are available along with the WiSeConnect®/Connect-io-n® modules.

- Module Integration Guide
- API's for supported interfaces.
- API User Guide
- Software Programming Reference manual (PRM).
- Evaluation Kit (EVK)
- EVK User Guide

## 7.4 Packing Information


The modules are packaged and shipped in Trays.

Each tray for the P6 package can accommodate 84 modules. The mechanical details of the tray for the P6 package are given in the figure below.



**Figure 24: Mechanical Details of Tray for P6 Package**

Each tray for the P7 package can accommodate 70 modules. The mechanical details of the tray for the P7 package are given in the figure below.



**Figure 25: Mechanical Details of Tray for P7 Package**

## 7.5 Contact Information

For additional information, please contact Sales at Redpine Signals, Inc.

Redpine Signals, Inc.

2107 North First Street, Suite 680,

San Jose, CA 95131 USA

Phone: +1 408 748 3385

E-mail: [sales@redpinesignals.com](mailto:sales@redpinesignals.com)

Website: <http://www.redpinesignals.com/>

\*\*\*\*\*

## Revision History

| Revision No. | Version No. | Date       | Changes  |
|--------------|-------------|------------|--|
| 1.           | 3.0         | April 2015 | <ol style="list-style-type: none"> <li>1) Merged the information from the n-Link® and WiSeConnect®/Connect-io-n® Modules' separate datasheets into a single document.</li> <li>2) Merged the pin description tables for the two package variants.</li> <li>3) Added detailed performance specifications.</li> <li>4) Added Antenna specifications.</li> </ol>  |
| 2.           | 3.1         | June 2015  | <ol style="list-style-type: none"> <li>1) Corrected the Supported Operating Modes in Section 2 with respect to Wi-Fi Direct™.</li> <li>2) Corrected the direction of GPIO_10/UART1_TX in Section 4.3.</li> <li>3) Corrected the description for JN2 and JNC in Section 4.3.</li> <li>4) Corrected information related to VBATT in Table 5 and Table 6.</li> <li>5) Added WPA/WPA2-PSK in all places where WPA/WPA2-Enterprise is mentioned</li> <li>6) Mentioned that the Access Point mode in WiSeConnect®/Connect-io-n® comes with limited packet buffering in Section 2.</li> <li>7) Added missing 54 Mbps in the list of Data Rates in Section 2.</li> <li>8) Added ECDH under Advanced Security Features in Section 2.</li> <li>9) Added USB 1.1 as a supported interface in addition to USB 2.0.</li> <li>10) Removed footnote related to FTP Client being offered in future software releases of WiSeConnect®/Connect-io-n®. This feature is supported now.</li> <li>11) Added SNTP as a supported feature for WiSeConnect®/Connect-io-n®.</li> <li>12) Added Android and Wind River Linux as supported OS' for n-Link® modules.</li> </ol> |
| 3.           | 3.2         | July 2015  | <ol style="list-style-type: none"> <li>1) Updated the Supported Operating Modes in Section 2.</li> <li>2) Added section on Current Consumption specifications.</li> <li>3) Corrected mention of PEAP-MSCHAP-v2 to EAP-PEAP across the document.</li> <li>4) Updated Bluetooth Profiles list for WiSeConnect®/Connect-io-n® - added iAP1.</li> <li>5) Corrected directions of JP2 and JNC pins.</li> <li>6) Updated Peak Gain specifications of Antenna.</li> </ol>   |

| Revision No. | Version No. | Date           | Changes  |
|--------------|-------------|----------------|--|
| 4.           | 3.3         | September 2016 | <ol style="list-style-type: none"><li>1) Updated Features section.</li><li>2) Updated Tolerance Level for Mechanical Dimensions from <math>\pm 0.1\text{mm}</math> to <math>\pm 0.2\text{mm}</math>.</li><li>3) Updated Pin Description table with details of I<sup>2</sup>C, I<sup>2</sup>S and PCM pins details.</li><li>4) Updated Pin Description table for details of UART RTS and CTS signals.</li><li>5) Corrected pin numbers of JP1, JP2 and JNC signals for module without antenna in the Pin Description table.</li><li>6) Updated Absolute Maximum Rating for USB VBUS to 5.25V.</li><li>7) Added AC Characteristics for I<sup>2</sup>C, I<sup>2</sup>S and PCM interfaces.</li><li>8) Added information on Wi-Fi and Bluetooth certification.</li></ol> |
| 5.           | 3.4         | September 2017 | <ol style="list-style-type: none"><li>1) Corrected the Pinout diagram for Module with Antenna (Package # P7). Pin number 51 is RESET_N and pin number 52 is VBATT.</li><li>2) Corrected the interface timings figure for SDIO High Speed mode.</li><li>3) Updated Module Marking information</li><li>4) Updated Regulatory specifications and certifications and ordering information to include TELEC compliance</li><li>5) Added a the Mounting view for module with integrated antenna</li><li>6) Added support for EAP-LEAP</li></ol>  |
| 6.           | 3.5         | January 2018   | <ol style="list-style-type: none"><li>1) Corrected Module Marking Information</li></ol>  |