



Table of Contents

1 Ord	ering parts4	5.3 Switching specifications	18
1.1	Determining valid order-able parts4	5.3.1 Device clock specifications	18
2 Par	t identification4	5.3.2 General switching specifications	18
2.1	Description4	5.4 Thermal specifications	19
2.2	Format4	5.4.1 Thermal operating requirements	19
2.3	Fields4	5.4.2 Thermal attributes	19
2.4	Example5	6 Peripheral operating requirements and behaviors	20
3 Ter	minology and guidelines5	6.1 Core modules	21
3.1	Definition: Operating requirement5	6.1.1 Single Wire Debug (SWD)	21
3.2	Definition: Operating behavior6	6.1.2 Analog Front End (AFE)	21
3.3	Definition: Attribute6	6.2 Clock modules	22
3.4	Definition: Rating7	6.2.1 MCG specifications	22
3.5	Result of exceeding a rating7	6.2.2 Oscillator electrical specifications	24
3.6	Relationship between ratings and operating	6.2.3 32 kHz oscillator electrical characteristics	27
	requirements7	6.3 Memories and memory interfaces	28
3.7	Guidelines for ratings and operating requirements8	6.3.1 Flash electrical specifications	28
3.8	Definition: Typical value8	6.4 Analog	29
3.9	Typical value conditions9	6.4.1 ADC electrical specifications	29
4 Rat	ings10	6.4.2 CMP and 6-bit DAC electrical specifications	33
4.1	Thermal handling ratings10	6.4.3 Voltage reference electrical specifications	35
4.2	Moisture handling ratings10	6.4.4 AFE electrical specifications	36
4.3	ESD handling ratings10	6.5 Timers	40
4.4	Voltage and current operating ratings11	6.6 Communication interfaces	40
5 Ger	neral11	6.6.1 I2C switching specifications	40
5.1	AC electrical characteristics11	6.6.2 UART switching specifications	40
5.2	Nonswitching electrical specifications11	6.6.3 SPI switching specifications	40
	5.2.1 Voltage and current operating requirements11	6.7 Human-Machine Interfaces (HMI)	43
	5.2.2 LVD and POR operating requirements12	6.7.1 LCD electrical characteristics	43
	5.2.3 Voltage and current operating behaviors13	7 Dimensions	44
	5.2.4 Power mode transition operating behaviors14	7.1 Obtaining package dimensions	45
	5.2.5 Power consumption operating behaviors15	8 Pinout	45
	5.2.6 EMC radiated emissions operating behaviors17	8.1 KM Signal multiplexing and pin assignments	45
	5.2.7 Designing with radiated emissions in mind17	8.2 KM Family Pinouts	48
	5.2.9 Canacitanes attributes 19	0. Pavisian History	51



1 Ordering parts

1.1 Determining valid order-able parts

Valid order-able part numbers are provided on the web. To determine the order-able part numbers for this device, go to freescale.com and perform a part number search for the following device numbers:

- MKM13Z64CHH5
- MKM14Z64CHH5
- MKM14Z128CHH5
- MKM32Z64CLH5
- MKM33Z64CLH5
- MKM33Z128CLH5
- MKM32Z64CLL5
- MKM33Z64CLL5
- MKM33Z128CLL5
- MKM34Z128CLL5
- MKM38Z128CLL5

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

QKMSRFFFTPPCCN



2.3 Fields

Following table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	M = Fully qualified, general market flow P = Pre-qualification (Proto)
K	Main family	K = Kinetis
М	Sub family	 M1 = Metering only (No LCD support) M3 = Metering with LCD support
S	Number of Sigma Delta (SD) ADC	 2 = 1 SD ADC with PGA and 1 SD ADC 3 = 2 SD ADC with PGA and 1 SD ADC 4 = 2 SD ADC with PGA and 2 SD ADC 8 = Same as '4'.
R	Silicon revision	 Z = Initial (Blank) = Main A = Revision after main
FFF	Program flash memory size	• 64 = 64 KB • 128 = 128 KB
Т	Temperature range (°C)	• C = -40 to 85
PP	Package identifier	 HH = 44 LGA (5 mm x 5 mm) LH = 64 LQFP (10 mm x 10 mm) LL = 100 LQFP (14 mm x 14 mm)
CC	Maximum CPU frequency (MHz)	• 5 = 50 MHz
N	Packaging type	R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

MKM34Z128CLL5

3 Terminology and guidelines

3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.





3.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF



3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

3.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	-0.3	1.2	V


3.5 Result of exceeding a rating





rerminology and guidelines

3.6 Relationship between ratings and operating requirements



3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.




3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V _{DD}	3.3 V supply voltage	3.3	V



4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	– 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3		1

^{1.} Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model (All pins except RESET pin)	-4000	+4000	V	1
	Electrostatic discharge voltage, human body model (RESET pin only)	-2500	+2500	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model (for corner pins)	-750	+750	V	2
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	3
V _{PESD}	Powered ESD voltage	-6000	+6000	V	
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.



4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	3.6	V
V _{DIO}	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	V _{DD} + 0.3	V
V _{DTamper}	Tamper input voltage	-0.3	V _{BAT} + 0.3	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
I _D	Instantaneous maximum current single pin limit (applies to all port pins)	- 25	25	mA
V_{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V
V _{BAT}	RTC battery supply voltage	-0.3	3.6	V

^{1.} Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

5.2 Nonswitching electrical specifications



Genera

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage when AFE is operational	2.7	3.6	V	
	Supply voltage when AFE is NOT operational	1.71	3.6	V	
V_{DDA}	Analog supply voltage	2.7	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	٧	
V _{SS} – V _{SSA}	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	٧	
V _{BAT}	RTC battery supply voltage	1.71	3.6	٧	1
V _{IH}	Input high voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V _{DD} ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V _{DD} ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	0.06 × V _{DD}	_	V	
I _{ICDIO}	Digital pin negative DC injection current — single pin • $V_{IN} < V_{SS}$ -0.3V	-5	_	mA	
I _{ICAIO}	Analog ² , EXTAL, and XTAL pin DC injection current — single pin • V _{IN} < V _{SS} -0.3V (Negative current injection)	-3	_	mA	
	• V _{IN} > V _{DD} +0.3V (Positive current injection)	_	+3		
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins • Negative current injection	-25	_	mA	
	Positive current injection	_	+25		
V _{RFVBAT}	V _{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}	_	V	

^{1.} V_{BAT} always needs to be there for the chip to be operational.

5.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	

^{2.} Analog pins are defined as pins that do not have an associated general purpose I/O port function.



Table 2. V_{DD} supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Low-voltage warning thresholds — high range					1
V _{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V _{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V _{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V _{LVW4H}	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V _{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V _{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V _{LVW3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V _{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	60	_	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

^{1.} Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR_VBAT}	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — high-drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = 20 \text{ mA}$	V _{DD} – 0.5	_	V	
	• 1.71 V ≤ V _{DD} ≤ 2.7 V, I _{OH} = 10 mA	V _{DD} – 0.5	_	V	
	Output high voltage — low-drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = 5 \text{ mA}$	V _{DD} – 0.5	_	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = 2.5 mA	V _{DD} – 0.5	_	V	
I _{OHT}	Output high current total for all ports	_	100	mA	



Genera

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
V _{OL}	Output low voltage — high-drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 10 mA	_	0.5	V	
	Output low voltage — low-drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 2.5 mA	_	0.5	V	
I _{OLT}	Output low current total for all ports	_	100	mA	
l _{OZ}	Hi-Z (off-state) leakage current (per pin)	_	1	μΑ	
R _{PU}	Internal pullup resistors	30	60	kΩ	1,
R _{PD}	Internal pulldown resistors	30	60	kΩ	2

^{1.} Measured at Vinput = V_{SS}

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock = 25 MHz
- Flash clock = 25 MHz
- Temp: -40 °C, 25 °C, and 85 °C
- V_{DD}: 1.71 V, 3.3 V, and 3.6 V

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execute the first instruction across the operating temperature range of the chip.	563	659	μs	1
	• VLLS0 → RUN	_	372	μs	
	• VLLS1 → RUN	_	372	μs	
	VLLS2 → RUN	_	273	μs	
	VLLS3 → RUN	_	273	μs	
	• VLPS → RUN	_	5.0	μs	

^{2.} Measured at Vinput = V_{DD}



Table 5. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	• STOP → RUN	_	5.0	μs	

1. Normal boot (FTFA_OPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	_	_	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 3.0 V					
	• 25 °C	_	6.17	7.1	mA	
	• -40 °C	_	6.39	6.7	mA	
	• 105 °C	_	6.93	8.3	mA	
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash					2
	• @ 3.0 V					
	• 25 °C	_	8.24	10.4	mA	
	• -40 °C • 105 °C	_	8.26	9.8	mA	
		_	9.00	11.5	mA	
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V— all peripheral clocks disabled and Flash is not in low-power	_	3.95	4.65	mA	2
	• 25 °C	_		4.4	mA	
	• -40 °C • 105 °C	_		6	mA	
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V— all					2, 3
	peripheral clocks disabled and Flash disabled (put in low-power)	_	3.81	4.4	mA	
	• 25 °C	_		4.2	mA	
	• -40 °C • 105 °C	_		5.8	mA	
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all					4
	peripheral clocks disabled • 25 °C	_	248.8	500	μΑ	
	• -40 °C	_	245.30	470	μΑ	
	• 105 °C	_	535.40	1800	μΑ	
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all					5
	peripheral clocks enabled • 25 °C	_	343.4	530	μΑ	
	• -40 °C	_	336.62	500	μΑ	
	• 105 °C	_	626.18	2000	μA	



Genera

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V — all					6
	peripheral clocks disabled • 25 °C	_	162	350	μΑ	
	• -40 °C	_	158.50	330	μA	
	• 105 °C	_	446.94	1700	μΑ	
I _{DD_STOP}	Stop mode current at 3.0 V					
	• 25 °C • -40 °C	_	311.90	730	μA	
	• 105 °C	_	364	700	μΑ	
		_	645.13	2250	μΑ	
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V					
	• 25 °C	_	8.56	46	μΑ	
	• -40 °C • 105 °C	_		44	μA	
		_		1500	μ Α	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V				'	
35_12266	• 25 °C	_	1.98	3.5	μΑ	
	• -40 °C • 105 °C	_		3.3	μ Α	
		_		85	μA	
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at 3.0 V				Pr. 1	
DD_VLL02	• 25 °C	_	1.24	2.6	μΑ	
	• -40 °C • 105 °C	_		2.5	μA	
		_		59.5	μA	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V			33.5	Pr. 1	
DD_VLLOT	• 25 °C	_	0.89	1.7	μΑ	
	• -40 °C • 105 °C	_		1.6	μ Α	
		_		38.8	μA	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V			33.5	Pr. 1	
DD_VLL00	with POR detect circuit disabled	_	0.35	0.67	μΑ	
	• 25 °C • -40 °C	_		0.64	μA	
	• 105 °C	_		38	μA	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V				m''	
-DD_VLL30	with POR detect circuit enabled	_	0.472	0.76	μA	
	• 25 °C • -40 °C	_		0.72	μA	
	• 105 °C	_		38.4	μA	
I _{DD_VBAT}	Average current with RTC and 32 kHz disabled			00.7	μ/ τ	
-DD_VDA1	at 3.0 V and VDD is OFF	_	0.3	1	μA	
	• 25 °C • -40 °C	_	5.5	0.95	μΑ	
	• 105 °C	_		15	μA	
				13	μΛ	



Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VBAT}	Average current when VDD is OFF and LFSR and Tamper clocks set to 2 Hz.					8, 9
	• @ 3.0 V • 25 °C • -40 °C • 105 °C	_	1.3 ⁷	3 2.5 16	μΑ μΑ μΑ	

- 1. See AFE specification for IDDA.
- 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FBE mode. All peripheral clocks disabled.
- 3. Should be reduced by 500 μ A.
- 4. 2 MHz core, system, bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing while (1) loop from flash.
- 5. 2 MHz core, system and bus clock, and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing while (1) loop from flash.
- 6. 2 MHz core, system and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. No flash accesses; some activity on DMA & RAM assumed.
- 7. Current consumption will vary with number of CPU accesses done and is dependent on the frequency of the accesses and frequency of bus clock. Number of CPU accesses should be optimized to get optimal current value.
- 8. Includes 32 kHz oscillator current and RTC operation.
- 9. An external power switch for VBAT should be present on board to have better battery life and keep VBAT pin powered in all conditions. There is no internal power switch in RTC.

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	14	dΒμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	16	dΒμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	12	dΒμV	
V _{RE4}	Radiated emissions voltage, band 4	500-1000	5	dΒμV	
V _{RE_IEC}	IEC level	0.15-1000	М	_	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150
 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of
 Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
 TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
 emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
 measured orientations in each frequency range.
- 2. V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = 10 MHz (crystal), f_{SYS} = 50 MHz, f_{BUS} = 25 MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method



General

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	_	7	pF
C _{IN_D}	Input capacitance: digital pins	_	7	pF
C _{IN_D_io60}	Input capacitance: fast digital pins	_	9	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode)	•		
f _{SYS}	System and core clock		50	MHz	
f _{BUS}	Bus clock		25	MHz	
f _{FLASH}	Flash clock		25	MHz	
f _{AFE}	AFE Modulator clock		6.5	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock		2	MHz	
f _{BUS}	Bus clock		1	MHz	
f _{FLASH}	Flash clock		1	MHz	
f _{AFE}	AFE Modulator clock ²		1.6	MHz	

^{1.} The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

^{2.} AFE working in low-power mode.



5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I²C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Asynchronous path		_	ns	2
	External reset pulse width (digital glitch filter disabled)	100	_	ns	2
	Port rise and fall time—Low (All pins) and high drive (only PTC2) strength				3
	Slew disabled	_	8	ns	
	• 1.71 ≤ V _{DD} ≤ 2.7 V	_	5	ns	
	• $2.7 \le V_{DD} \le 3.6 \text{ V}$				
	Slew enabled	_	27	ns	
	• 1.71 ≤ V _{DD} ≤ 2.7 V	_	16	ns	
	• 2.7 ≤ V _{DD} ≤ 3.6 V			1.0	


- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. Only PTC2 has high drive capability and load is 75 pF, other pins load (low drive) is 25 pF.

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T _J	Die junction temperature	-40	105	°C
T _A	Ambient temperature	-40	85	°C





5.4.2 Thermal attributes

Board type	Symbol	Description	100 LQFP	44 LGA	Unit	Notes
Single-layer (1s)	R _{eJA}	Thermal resistance, junction to ambient (natural convection)	63	95	°C/W	1
Four-layer (2s2p)	R _{eJA}	Thermal resistance, junction to ambient (natural convection)	50	50	°C/W	1
Single-layer (1s)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	53	79	°C/W	1
Four-layer (2s2p)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	44	45	°C/W	1
_	$R_{ heta JB}$	Thermal resistance, junction to board	36	35	°C/W	2
_	R _{eJC}	Thermal resistance, junction to case	18	28	°C/W	3
	Ψ _{ЈТ}	Thermal characterization parameter, junction to package top outside center (natural convection)	3	4	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

6 Peripheral operating requirements and behaviors



6.1 Core modules

6.1.1 Single Wire Debug (SWD)

Table 12. SWD switching characteristics at 2.7 V (2.7-3.6 V)

Symbol	Description	Value	Unit	Notes
SWD CLK	Frequency of SWD operation	20	MHz	1
Inputs, tSUI	Data setup time	5	ns	1
inputs,tHI	Data hold time	0	ns	1
after clock edge, tDVO	Data valid Time	32	ns	1
tHO	Data Valid Hold	0	ns	1

1. Input transition assumed =1 ns. Output transition assumed = 50 pf.

Table 13. Switching characteristics at 1.7 V (1.7-3.6 V)

Symbol	Description	Value	Unit	Notes
SWD CLK	Frequency of SWD operation	18	MHz	
Inputs, tSUI	Data setup time	4.7	ns	
inputs,tHI	Data hold time	0	ns	
after clock edge, tDVO	Data valid Time	49.4	ns	2
tHO	Data Valid Hold	0	ns	

^{1.} Frequency of SWD clock (18 Mhz) is applicable only in case the input setup time of the device outside is not more than 6.15 ns, else the frequency of SWD clock would need to be lowered.

6.1.2 Analog Front End (AFE)

AFE switching characteristics at (2.7 V-3.6 V)

Case1: Clock is coming In and Data is also coming In (XBAR ports timed with respect to the XBAR ports timed with respect to AFE clock defined at pad ptb[7] and pte[3])

Table 14. AFE switching characteristics (2.7 V-3.6 V)

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	10	MHz	1
Inputs, tSUI	Data setup time	5	ns	1
inputs,tHI	Data hold time	0	ns	1

1. Input Transition: 1ns. Output Load: 50 pf.



Case 2: Clock is going Out and Data is coming In (XBAR ports timed with respect to generated clock defined at the XBAR out ports)

Table 15. AFE switching characteristics (2.7V-3.6V)

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	6.2	MHz	
Inputs, tSUI	Data setup time	36	ns	
inputs,tHI	Data hold time	0	ns	

AFE switching characteristics at (1.7 V-3.6 V)

Case1: Clock is coming In and Data is also coming In (XBAR ports timed with respect to AFE clock defined at pad ptb[7] and pte[3])

Table 16. AFE switching characteristics (1.7 V-3.6 V)

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	10	MHz	
Inputs, tSUI	Data setup time	5.1	ns	
inputs,tHI	Data hold time	0	ns	

Case 2: Clock is going Out and Data is coming In (XBAR ports timed with respect to generated clock defined at XBAR out ports)

Table 17. AFE switching characteristics (1.7 V-3.6 V)

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	6.2	MHz	
Inputs, tSUI	Data setup time	54	ns	
inputs,tHI	Data hold time	0	ns	

6.2 Clock modules

6.2.1 MCG specifications

Table 18. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	_	kHz	



Table 18. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
Δf_{ints_t}		nternal reference frequency roltage and temperature	_	± 4	± 15	%	
f _{ints_t}	Internal reference trimmed	frequency (slow clock) — user	31.25	_	33.4234	kHz	
$\Delta_{fdco_res_t}$		ned average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
Δf_{dco_t}		trimmed average DCO output Itage and temperature	_			%f _{dco}	1
Δf_{dco_t}		trimmed average DCO output ed voltage and temperature	_			%f _{dco}	1
f _{intf_ft}		frequency (fast clock) — nominal VDD and 25°C			4	MHz	
Δf_{intf_t}		nternal reference frequency oltage and temperature	_	± 10	± 15	%	
f _{intf_t}	Internal reference trimmed at nomina	frequency (fast clock) — user al VDD and 25 °C	3	_	5	MHz	
f _{loc_low}	Loss of external cl RANGE = 00	ock minimum frequency —	(3/5) x f _{ints_t}	_	_	kHz	
f _{loc_high}	Loss of external cl RANGE = 01, 10,	ock minimum frequency — or 11	(16/5) x f _{ints_t}	_	_	kHz	
		Fl	ĹL				
f _{dco}	DCO output	Low-range (DRS=00)	20	20.97	22	MHz	2, 3
	frequency range	$640 \times f_{ints_t}$					
		Mid-range (DRS=01)	40	41.94	45	MHz	1
		$1280 \times f_{ints_t}$					
		Mid-high range (DRS=10)	60	62.91	67	MHz	1
		$1920 \times f_{ints_t}$					
		High-range (DRS=11)	80	83.89	90	MHz	1
		$2560 \times f_{ints_t}$					
dco_t_DMX32	DCO output	Low-range (DRS=00)	_	23.99	_	MHz	4, 5, 6
	frequency	$732 \times f_{ints_t}$					
		Mid-range (DRS=01)	_	47.97	_	MHz	1
		$1464 \times f_{ints_t}$					
		Mid-high range (DRS=10)	_	71.99	_	MHz	1
		$2197 \times f_{ints_t}$					
		High-range (DRS=11)	_	95.98	_	MHz	1
		$2929 \times f_{ints_t}$					
J _{cyc_fll}	FLL period jitter	•	_	70	140	ps	7
t _{fll_acquire}	ELL torget frequen	ncy acquisition time		_	1	ms	8



Table 18. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{vco}	VCO operating frequency	11.71875	12.288	14.648437 5	MHz	
I _{pll}	PLL operating current	_	300 100	_	μΑ	9
f _{pll_ref}	PLL reference frequency range	31.25	32.768	39.0625	kHz	
J _{cyc_pll}	PLL period jitter (RMS)					10
	• f _{vco} = 12 MHz			700	ps	
D _{lock}	Lock entry frequency tolerance	± 1.49	_	± 2.98	%	11
D _{unl}	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t _{pll_lock}	Lock detector detection time	_	_	150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref})	S	12

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 3. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. Will be updated later
- 12. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

6.2.2 Oscillator electrical specifications

6.2.2.1 Oscillator DC electrical specifications Table 19. Oscillator DC electrical specifications

	Symbol	Description	Min.	Тур.	Max.	Unit	Notes
Ī	V_{DD}	Supply voltage	1.71	_	3.6	V	



Table 19. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDOSC}	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 1 MHz	_	200	_	μA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I _{DDOSC}	Supply current — high-gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μA	
	• 1 MHz	_	300	_	μA	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C _x	EXTAL load capacitance	_	_	_		2, 3
C _y	XTAL load capacitance	_	_	_		2, 3
	Capacitance of EXTAL	247	_	_	ff	
	Die level (100 LQFP)Package level (100 LQFP)	0.495			pF	
	Capacitance of XTAL	265	_	_	ff	
	Die level (100 LQFP)Package level (100 LQFP)	0.495			pF	
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	



Table 19. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R _S	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
	1 MHz resonator	_	6.6	_	kΩ	
	2 MHz resonator	_	3.3	_	kΩ	
	4 MHz resonator		0	_	kΩ	
	8 MHz resonator	_	0	_	kΩ	
	16 MHz resonator	_	0	_	kΩ	
	20 MHz resonator	_	0	_	kΩ	
	32 MHz resonator	_	0	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

- 1. V_{DD} =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x and C_y can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected, R_F is integrated and must not be attached externally.
- The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

6.2.2.2 Oscillator frequency specifications Table 20. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	1	_	8	MHz	

Table continues on the next page...



Table 20. Oscillator frequency specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	_	_	48	MHz	1, 2
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_		_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_		_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

6.2.3 32 kHz oscillator electrical characteristics

6.2.3.1 32 kHz oscillator DC electrical specifications Table 21. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{BAT}	Supply voltage	1.71	_	3.6	V
R _F	Internal feedback resistor	_	100	_	ΜΩ
C _{para}	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V _{pp} ¹	Peak-to-peak amplitude of oscillation	_	0.6	_	V

^{1.} When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

6.2.3.2 32 kHz oscillator frequency specifications Table 22. 32 kHz oscillator frequency specifications

	Symbol	Description	Min.	Тур.	Max.	Unit	Notes
Ī	f _{osc_lo}	Oscillator crystal	_	32.768	_	kHz	

Table continues on the next page...



Table 22. 32 kHz oscillator frequency specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{start}	Crystal start-up time	_	1000	_	ms	1
V _{ec_extal32}	Externally provided input clock amplitude	700	_	V_{BAT}	mV	2,3

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT}.

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

6.3 Memories and memory interfaces

6.3.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

6.3.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 23. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	_	7.5	18	μs	
t _{hversscr}	Sector Erase high-voltage time	_	13	113	ms	1
t _{hversall}	Erase All high-voltage time	_	52	452	ms	1

1. Maximum time based on expectations at cycling end-of-life.

6.3.1.2 Flash timing specifications — commands Table 24. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec1k}	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t _{pgmchk}	Program Check execution time	_	_	45	μs	1
t _{rdrsrc}	Read Resource execution time	_	_	30	μs	1



Table 24	Flash	command	timina	specifications	(continued)
I abic 24.	ııasıı	Communation	unning	SDECITICATIONS	(COHUHUCU)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{pgm4}	Program Longword execution time	_	65	145	μs	
t _{ersscr}	Erase Flash Sector execution time	_	14	114	ms	2
t _{rd1all}	Read 1s All Blocks execution time	_	_	1.8	ms	
t _{rdonce}	Read Once execution time	_	_	25	μs	1
t _{pgmonce}	Program Once execution time	_	65	_	μs	
t _{ersall}	Erase All Blocks execution time	_	88	650	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	_	30	μs	1

^{1.} Assumes 25 MHz flash clock frequency.

6.3.1.3 Flash high voltage current behaviors Table 25. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

6.3.1.4 Reliability specifications

Table 26. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
Program Flash						
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	_	years	
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years	
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2

Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

6.4 Analog

6.4.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

^{2.} Maximum times for erase parameters based on expectations at cycling end-of-life.

^{2.} Cycling endurance represents number of program/erase cycles at -40 °C \leq T $_{i}$ \leq 125 °C.



6.4.1.1 16-bit ADC operating conditions Table 27. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V_{DDA}	Supply voltage	Absolute	1.71	_	3.6	V	
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA})	-100	0	+100	mV	2
ΔV_{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA})	-100	0	+100	mV	2
V _{REFH}	ADC reference voltage high		1.13	V_{DDA}	V_{DDA}	V	
V_{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	
V_{ADIN}	Input voltage		V _{REFL}	_	V _{REFH}	V	
C _{ADIN}	Input capacitance	16-bit mode	_	8	10	pF	
		8-bit / 10-bit / 12-bit modes	_	4	5		
R _{ADIN}	Input series resistance		_	2	5	kΩ	
R _{AS}	Analog source resistance (external)	12-bit modes f _{ADCK} < 4 MHz	_	_	5	kΩ	3
f _{ADCK}	ADC conversion clock frequency	≤ 12-bit mode	1.0	_	18.0	MHz	4
f _{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C _{rate}	ADC conversion	≤ 12-bit modes					5
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C _{rate}	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

^{1.} Typical values assume $V_{DDA} = 3.0 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0 \text{ MHz}$, unless otherwise stated. Typical values are for reference only, and are not tested in production.

^{2.} DC potential difference.

^{3.} This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.</p>

^{4.} To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.

^{5.} For guidelines and examples of conversion rate calculation, download the ADC calculator tool.






Figure 2. ADC input impedance equivalency diagram

6.4.1.2 16-bit ADC electrical characteristics

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Symbol	Description	Conditions ¹ .	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t _{ADACK} = 1/
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f _{ADACK}
f _{ADACK}		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	times			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB ⁴	5
	error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB ⁴	5
		• <12-bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB ⁴	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		



Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Symbol	Description	Conditions ¹ .	Min.	Typ. ²	Max.	Unit	Notes
E _{FS}	Full-scale error	12-bit modes	_	-4	-5.4	LSB ⁴	V _{ADIN} =
		<12-bit modes	_	-1.4	-1.8		V _{DDA} ⁵
EQ	Quantization	16-bit modes	_	-1 to 0	_	LSB ⁴	
	error	12-bit modes	_	_	±0.5		
ENOB	Effective number	16-bit single-ended mode					6
	of bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
			12.2	13.9	_	bits	
			11.4	13.1	_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit single-ended mode					7
	distortion	• Avg = 32	_	-94	_	dB	
			_	-85	_	dB	
SFDR	Spurious free	16-bit single-ended mode					7
	dynamic range	• Avg = 32	82	95	_	dB	
			78	90	_	dB	
E _{IL}	Input leakage error			$I_{ln} \times R_{AS}$		mV	I _{In} = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V _{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	8

- 1. All accuracy numbers assume the ADC is calibrated with $V_{\text{REFH}} = V_{\text{DDA}}$
- 2. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.



8. ADC conversion clock < 3 MHz




Figure 3. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

ADC Clock Frequency (MHz)

6.4.2 CMP and 6-bit DAC electrical specifications

Table 29. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage	1.71	_	3.6	V
I _{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μA
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V _{AIN}	Analog input voltage	V _{SS} - 0.3	_	V_{DD}	V
V _{AIO}	Analog input offset voltage	_	_	20	mV
V _H	Analog comparator hysteresis ¹				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V _{CMPOh}	Output high	V _{DD} – 0.5	_	_	V
V _{CMPOI}	Output low	_	_	0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns

Table continues on the next page...



Table 29. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
t _{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay ²	_	_	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6 V.
- Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3. $1 LSB = V_{reference}/64$




Figure 4. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)






Figure 5. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

6.4.3 Voltage reference electrical specifications

Table 30. 1.2 VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DDA}	Supply voltage	1.71 ¹	3.6	V	
T _A	Temperature	-40	85	°C	
C _L	Output load capacitance	10	00	nF	2, 3

- 1. AFE is enabled.
- 2. C_L must be connected between VREFH and VREFL.
- 3. The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

Table 31. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VREFH	Voltage reference output with factory trim at nominal V _{DDA} and temperature = 25 °C	1.1915	1.2	1.2027	V	
VREFH	Voltage reference output with — factory trim	1.1584	_	1.2376	V	

Table continues on the next page...



Table 31. VREF full-range operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VREFH	Voltage reference output — user trim	1.178	_	1.202	V	
VREFL	Voltage reference output	0.38	0.4	0.42	V	
V _{step}	Voltage reference trim step	_	0.5	_	mV	
V _{tdrift}	Temperature drift (Vmax - Vmin across the full temperature range)	_	5	_	mV	1
Ac	Aging coefficient	_	_	400	uV/yr	
I _{bg}	Bandgap only current	_	_	80	μA	2
I _{lp}	Low-power buffer current	_	_	0.19	μΑ	2
I _{hp}	High-power buffer current	_	_	0.5	mA	2
I _{LOAD}	VREF buffer current	_	_	1	mA	3
ΔV_{LOAD}	Load regulation				mV	2, 4
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA		5			
T _{stup}	Buffer startup time	_	_	20	ms	
V_{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range)	_	0.5	_	mV	2

- 1. For temp range -40 $^{\circ}$ C to 105 $^{\circ}$ C, this value is 15 mV
- 2. See the chip's Reference Manual for the appropriate settings of VREF Status and Control register.
- 3. See the chip's Reference Manual for the appropriate settings of SIM Miscellaneous Control Register.
- 4. Load regulation voltage is the difference between VREFH voltage with no load vs. voltage with defined load.

Table 32. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T _A	Temperature	0	50	°C	

Table 33. VREF limited-range operating behaviours

Symbol	Description	Min.	Max.	Unit	Notes
VREFH	Voltage reference output with factory trim	1.173	1.225	V	
VREFL	Voltage reference output	0.38	0.42	V	

6.4.4 AFE electrical specifications



6.4.4.1 $\Sigma\Delta$ ADC + PGA specifications Table 34. $\Sigma\Delta$ ADC + PGA specifications

Symbo I	Description	Conditions	Min	Typ ¹	Max	Unit	Notes
f _{Nyq}	Input bandwidth	Normal Mode	1.5	1.5	1.5	kHz	
		Low-Power Mode	1.5	1.5	1.5		
V _{CM}	Input Common Mode Reference		0		0.8	V	
VIN _{diff}	Differential input range	Gain = 1 (PGA ON/OFF) ²		+/- 500		mV	
		Gain = 2		+/- 250		mV	
		Gain = 4		+/- 125		mV	
		Gain = 8		+/- 62		mV	
		Gain = 16		+/- 31		mV	
		Gain = 32		+/- 15		mV	
SNR	Signal to Noise Ratio	Normal Mode • f _{IN} =50Hz; gain=01, common mode=0V, V _{pp} =1000mV (full	90	92		dB	
		range diff.) • f _{IN} =50Hz; gain=02, common mode=0V, V _{pp} = 500mV (differential ended)	88	90			
		f _{IN} =50Hz; gain=04, common mode=0V, V _{pp} = 250mV (differential ended)	82	86			
		f _{IN} =50Hz; gain=08, common mode=0V, V _{pp} = 125mV (differential ended)	76	82			
		 f_{IN}=50Hz; gain=16, common mode=0V, V_{pp}= 62mV (differential ended) 	70	78			
		 f_{IN}=50Hz; gain=32, common mode=0V, V_{pp}= 31mV (differential ended) 	64	74			
		Low-Power Mode • f _{IN} =50Hz; gain=01, common mode=0V, V _{pp} =1000mV (full	82	82		dB	
		range diff.) • f _{IN} =50Hz; gain=02, common mode=0V, V _{pp} = 500mV (differential ended)	76	78			
		f _{IN} =50Hz; gain=04, common mode=0V, V _{pp} = 250mV (differential ended)	70	74			
		• f _{IN} =50Hz; gain=08, common mode=0V, V _{pp} = 125mV (differential ended)	64	70			
		 f_{IN}=50Hz; gain=16, common mode=0V, V_{pp}= 62mV (differential ended) f_{IN}=50Hz; gain=32, common 	58	66			
		mode=0V, V _{pp} = 31mV (differential ended)	52	62			

Table continues on the next page...



reripheral operating requirements and behaviors

Table 34. $\Sigma\Delta$ ADC + PGA specifications (continued)

Symbo I	Description	Conditions	Min	Typ ¹	Max	Unit	Notes
SINAD	Signal-to-Noise + Distortion Ratio	Normal Mode • f _{IN} =50Hz; gain=01, common mode=0V, V _{pp} =500mV (differential ended)		78		dB	
		Low-Power Mode • f _{IN} =50Hz; gain=01, common mode=0V, V _{pp} =500mV (differential ended)		74		dB	
CMMR	Common Mode Rejection Ratio	flN=50Hz; gain=01, common mode=0V, Vid=100 mV flN=50Hz; gain=32, common mode=0V, Vid=100 mV		70 70		dB	
E _{offset}	Offset Error	Gain=01, V _{pp} =1000 mV (full range diff.)			+/- 5	mV	
ΔOffset Temp	Offset Temperature Drift ³	Gain=01, V _{pp} =1000mV (full range diff.)			+/- 25	ppm/°C	
ΔGain _{Te}	Gain Temperate Drift - Gain error caused by temperature drifts ⁴	Gain=01, V _{pp} =500mV (differential ended) Gain=32, V _{pp} =15mV (differential ended)			+/- 75	ppm/°C	
PSRR _A	AC Power Supply Rejection Ratio	Gain=01, VCC = 3V \pm 100mV, f_{IN} = 50 Hz		60		dB	
XT	Crosstalk (with the input of the affected channel grounded)	Gain=01, $V_{id} = 500 \text{ mV}$, $f_{IN} = 50 \text{ Hz}$			-100	dB	
f _{MCLK}	Modulator Clock Frequency	Normal Mode	0.03		6.5	MHz	
	Range	Low-Power Mode	0.03		1.6		
I _{DDA_PG}	Current consumption by PGA (each channel)	Normal Mode (f _{MCLK} = 6.144 MHz, OSR= 2048)			2.6	mA	5
		Low-Power Mode (f _{MCLK} = 0.768MHz, OSR= 256)			0		
I _{DDA_AD}	Current Consumption by ADC (each chanel)	Normal Mode (f _{MCLK} = 6.144 MHz, OSR= 2048)			1.4	mA	
		Low-Power Mode (f _{MCLK} = 0.768MHz, OSR= 256)			0.5		

Typical values assume VDDA = 3.0 V, Temp = 25°C, f_{MCLK} = 6.144 MHz, OSR = 2048 for Normal mode and f_{MCLK} = 768 kHz, OSR = 256 for Low-Power Mode unless otherwise stated. Typical values are for reference only and are not tested in production.

5. PGA is disabled in low-power modes.

^{2.} The full-scale input range in single-ended mode is 0.5Vpp

^{3.} Represents combined offset temperature drift of the PGA, SD ADC and Internal 1.2 VREF blocks; Defined by shorting both differential inputs to ground.

^{4.} Represents combined gain temperature drift of the PGA, SD ADC and Internal 1.2 VREF blocks.



6.4.4.2 $\Sigma\Delta$ ADC Standalone specifications Table 35. $\Sigma\Delta$ ADC standalone specifications

Symbo	Description	Conditions	Min	Typ ¹	Max	Unit	Notes
f _{Nyq}	Input bandwidth	Normal Mode	1.5	1.5	1.5	kHz	
		Low-Power Mode	1.5	1.5	1.5		
V _{CM}	Input Common Mode Reference		0		0.8	V	
VIN_{diff}	Input range	Differential		+/- 500		mV	
		Single Ended		+/- 250		mV	
SNR	Signal to Noise Ratio	Normal Mode				dB	
		• f _{IN} =50Hz; common mode=0V, V _{pp} = 500mV (differential ended) • f _{IN} =50Hz; common mode=0V, V _{pp} = 500mV (full range se.)	88 76	90			
		Low-Power Mode • f _{IN} =50Hz; common mode=0V, V _{pp} =500mV (diff.) • f _{IN} =50Hz; common mode=0V, V _{pp} =500mV (full range se.)					
ΔGain _{Te}	Gain Temperate Drift - Gain error caused by temperature drifts ²	 Gain bypassed Vpp = 500 mV (differential) PGA bypassed Vpp = 500 mV (differential), VCM = 0 V 			55	ppm/°C	
ΔOffset Temp	Offset Temperate Drift - Offset error caused by temperature drifts ³	Gain bypassed Vpp = 500 mV (differential), VCM = 0 V			30	ppm/°C	
SINAD	Signal-to-Noise + Distortion Ratio	Normal Mode • f _{IN} =50Hz; common mode=0V, V _{pp} = 500mV (diff.) • f _{IN} =50Hz; common mode=0V, V _{pp} = 500mV (full range se.)		80		dB	
		Low-Power Mode • f _{IN} =50Hz; common mode=0V, V _{pp} =500mV (diff.) • f _{IN} =50Hz; common mode=0V, V _{pp} =500mV (full range se.)		74			
CMMR	Common Mode Rejection Ratio	• f _{IN} =50Hz; common mode=0V, V _{id} =100 mV		90		dB	
PSRR _A	AC Power Supply Rejection Ratio	Gain=01, VCC = $3V \pm 100$ mV, $f_{IN} = 50$ Hz		60		dB	
XT	Crosstalk	Gain=01, V _{id} = 500 mV, f _{IN} = 50 Hz			-100	dB	
f _{MCLK}	Modulator Clock Frequency	Normal Mode	0.03		6.5	MHz	
	Range	Low-Power Mode	0.03		1.6		
I _{DDA_AD}	Current Consumption by ADC (each channel)	Normal Mode (f _{MCLK} = 6.144 MHz, OSR= 2048)			1.4	mA	
		Low-Power Mode (f _{MCLK} = 0.768MHz, OSR= 256)			0.5		



reripheral operating requirements and behaviors

- Typical values assume VDDA = 3.0 V, Temp = 25°C, f_{MCLK} = 6.144 MHz, OSR = 2048 for Normal mode and f_{MCLK} = 768 kHz, OSR = 256 for Low-Power Mode unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. Represent combined gain temperature drift of the SD ADC, and Internal 1.2 VREF blocks.
- 3. Represent combined offset temperature drift of the SD ADC, and Internal 1.2 VREF blocks; Defined by shorting both differential inputs to ground.

6.4.4.3 External modulator interface

The external modulator interface on this device comprises of a Clock signal and 1-bit data signal. Depending on the modulator device being used the interface works as follows:

- Clock supplied to external modulator which drives data on rising edge and the KM device captures it on falling edge or next rising edge.
- Clock and data are supplied by external modulator and KM device can sample it on falling edge or next rising edge.

Depending on control bit in AFE, the sampling edge is changed.

6.5 Timers

See General switching specifications.

6.6 Communication interfaces

6.6.1 I2C switching specifications

See General switching specifications.

6.6.2 UART switching specifications

See General switching specifications.



6.6.3 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following table provides some reference values to be met on SoC.

Table 36. SPI switching characteristics at 2.7 V (2.7 - 3.6)

Description	Min.	Max.	Unit	Notes
Frequency of operation (F _{sys})	_	50	MHz	1
SCK frequency • Master • Slave	2	12.5 12.5	MHz Mhz	3
SCK Duty Cycle	50%	_	_	
Data Setup Time (inputs, tSUI) • Master • Slave	25 3		ns	
Input Data Hold Time (inputs, tHI) • Master • Slave	0		ns	
Data hold time (outputs, tHO) • Master • Slave	0		ns	
Data Valid Out Time (after SCK edge, tDVO) • Master • Slave	13 28		ns	
Rise time input • Master • Slave	1		ns	
Fall time input • Master • Slave	1 1		ns	
Rise time output • Master • Slave	8.9 8.9		ns	
Fall time output • Master • Slave	7.8 7.8		ns	

^{1.} SPI modules will work on core clock.

NOTE

The values assumed for input transition and output load are: Input transition = 1 ns Output load = 50 pF

Table 37. SPI switching characteristics at 1.7 V (1.7 - 3.6)

Description	Min.	Max.	Unit	Notes
Frequency of operation (F _{sys})	_	50	MHz	

Table continues on the next page...

KM Family Data Sheet, Rev. 7, 01/2014.

^{2.} F_{svs}/(Max Divider Value from registers)

^{3.} F_{SYS}/2 in Master mode and F_{SYS}/4 in Slave mode. F_{SYS}/4 in Master as well as Slave Modes, where F_{SYS}=50Mhz



reripheral operating requirements and behaviors

Table 37. SPI switching characteristics at 1.7 V (1.7 - 3.6) (continued)

Description	Min.	Max.	Unit	Notes
SCK frequency • Master		9	MHz	
• Slave		9	Mhz	
SCK Duty Cycle	50%	_	_	
Data Setup Time (inputs, tSUI) • Master	42		ns	
• Slave	3.5			
Input Data Hold Time (inputs, tHI) • Master	0		ns	
Slave	1			
Data hold time (outputs, tHO) • Master	-3		ns	
Slave	0			
Data Valid Out Time (tDVO) • Master	16		ns	1
Slave	44			
Rise time input • Master	1		ns	
• Slave	1			
Fall time input • Master	1		ns	
 Slave 	1			
Rise time output • Master	14.4		ns	
• Slave	14.4			
Fall time output • Master	12.4		ns	
Slave	12.4			

^{1.} SCK frequency of 9 Mhz is applicable only in the case that the input setup time of the device outside is not more than 11.5 ns, else the frequency would need to be lowered.

The following table represents SPI Switching specification in OD cells

Table 38. SPI switching characteristics at 1.7 V (1.7 - 3.6)

Description	Min.	Max.	Unit	Notes
Data Setup Time (inputs, tSUI) • Master	51		ns	
• Slave	4			
Input Data Hold Time (inputs, tHI) • Master	0		ns	
• Slave	1			
Data hold time (outputs, tHO) • Master	-15		ns	
 Slave 	0			
Data Valid Out Time (tDVO) • Master	61		ns	
• Slave	93			

Table continues on the next page...



Table 38. SPI switching characteristics at 1.7 V (1.7 - 3.6) (continued)

Description	Min.	Max.	Unit	Notes
Rise time input • Master • Slave	1 1		ns	
Fall time input • Master • Slave	1 1		ns	
Rise time output • Master • Slave	30.4 30.4		ns	
Fall time output • Master • Slave	33.5 29.0		ns	

Table 39. SPI switching characteristics at 2.7 V (2.7 - 3.6)

Description	Min.	Max.	Unit	Notes
Data Setup Time (inputs, tSUI) • Master	29		ns	
 Slave 	4			
Input Data Hold Time (inputs, tHI) • Master	0		ns	
 Slave 	1			
Data hold time (outputs, tHO) • Master	0		ns	
Slave	0			
Data Valid Out Time (after SCK edge, tDVO) • Master	49		ns	
Slave	49			
Rise time input • Master	1		ns	
Slave	1			
Fall time input • Master	1		ns	
Slave	1			
Rise time output • Master	17.3		ns	
Slave	17.3			
Fall time output • Master	16.6		ns	
• Slave	16.0			

6.7 Human-Machine Interfaces (HMI)



unuensions

6.7.1 LCD electrical characteristics

Table 40. LCD electricals

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{Frame}	LCD frame frequency	28	30	58	Hz	
C _{LCD}	LCD charge pump capacitance — nominal value	_	100	_	nF	1
C _{BYLCD}	LCD bypass capacitance — nominal value	_	100	_	nF	1
C _{Glass}	LCD glass capacitance	_	2000	8000	pF	2
V _{IREG}	V _{IREG}					3
	HREFSEL=0, RVTRIM=1111	_	1.11	_	V	
	HREFSEL=0, RVTRIM=1000	_	1.01	_	V	
	HREFSEL=0, RVTRIM=0000	_	0.91	_	V	
Δ_{RTRIM}	V _{IREG} TRIM resolution	_		3.0	% V _{IREG}	
I _{VIREG}	V _{IREG} current adder — RVEN = 1	_	1	_	μΑ	4
I _{RBIAS}	RBIAS current adder	_	15	_	μA	
	• LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF)	_	3	_	μA	
	• LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF)					
VLL2	VLL2 voltage					
	• HREFSEL = 0	2.0 – 5%	2.0	_	V	
VLL3	VLL3 voltage					
		3.0 – 5%	3.0	_	V	

- 1. The actual value used could vary with tolerance.
- 2. For highest glass capacitance values, LCD_GCR[LADJ] should be configured as specified in the LCD Controller chapter within the device's reference manual.
- 3. V_{IREG} maximum should never be externally driven to any level other than V_{DD} 0.15 V.
- 4. 2000 pF load LCD, 32 Hz frame frequency.

NOTE

KM family devices have a 1/3 bias controller that works with a 1/3 bias LCD glass. To avoid ghosting, the LCD OFF threshold should be greater than VLL1 level. If the LCD glass has an OFF threshold less than VLL1 level, use the internal VREG mode and generate VLL1 internally using RVTRIM option. This can reduce VLL1 level to allow for a lower OFF threshold LCD glass.

7 Dimensions



7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
44-pin LGA	98ASA00239D
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W

8 Pinout

NOTE

VSS also connects to flag on 44 LGA.

8.1 KM Signal multiplexing and pin assignments

100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	1	_	Disabled	LCD23	PTA0						
2	2	-	Disabled	LCD24	PTA1						
3	3	-	Disabled	LCD25	PTA2						
4	_	-	Disabled	LCD26	PTA3						
5	4	1	NMI_B	LCD27	PTA4	LLWU_P15					NMI_B
6	5	2	Disabled	LCD28	PTA5	CMP0OUT					
7	6	3	Disabled	LCD29	PTA6	XBAR_IN0	LLWU_P14				
8	7	4	Disabled	LCD30	PTA7	XBAR_OUT0					
9	_	-	Disabled	LCD31	PTB0						
10	8	5	VDD	VDD							
11	9	6	VSS	VSS							
12	_	_	Disabled	LCD32	PTB1						
13	_	-	Disabled	LCD33	PTB2						
14	_	_	Disabled	LCD34	PTB3						
15	_	-	Disabled	LCD35	PTB4						
16	_	-	Disabled	LCD36	PTB5						
17	_	-	Disabled	LCD37/ CMP1P0	PTB6						

KM Family Data Sheet, Rev. 7, 01/2014.



rmout

100	64	44	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
QFP	QFP	LGA									
18	10	_	Disabled	LCD38	PTB7	AFE_CLK					
19	11	_	Disabled	LCD39	PTC0	UART3_RTS	XBAR_IN1				
20	12	1	Disabled	LCD40/ CMP1P1	PTC1	UART3_CTS					
21	13	ı	Disabled	LCD41	PTC2	UART3_TxD	XBAR_OUT1				
22	14	-	Disabled	LCD42/ CMP0P3	PTC3	UART3_RxD	LLWU_P13				
23	_	_	Disabled	LCD43	PTC4						
24	15	7	VBAT	VBAT							
25	16	8	XTAL32K	XTAL32K							
26	17	9	EXTAL32K	EXTAL32K							
27	18	10	VSS	VSS							
28	_	_	TAMPER2	TAMPER2							
29	_	_	TAMPER1	TAMPER1							
30	19	11	TAMPER0	TAMPER0							
31	20	12	VDDA	VDDA							
32	21	13	VSSA	VSSA							
33	22	14	SDADP0	SDADP0							
34	23	15	SDADM0	SDADM0							
35	24	16	SDADP1	SDADP1							
36	25	17	SDADM1	SDADM1							
37	26	18	VREFH	VREFH							
38	27	19	VREFL	VREFL							
39	28	20	SDADP2/ CMP1P2	SDADP2/ CMP1P2							
40	29	21	SDADM2/ CMP1P3	SDADM2/ CMP1P3							
41	30	22	VREF	VREF							
42	-	24	SDADP3/ CMP1P4	SDADP3/ CMP1P4							
43	-	23	SDADM3/ CMP1P5	SDADM3/ CMP1P5							
44	_	_	Disabled	AD0	PTC5	UARTO_RTS	LLWU_P12				
45	-	-	Disabled	AD1	PTC6	UARTO_CTS	TMR_1				
46	-	-	Disabled	AD2	PTC7	UARTO_TxD	XBAR_OUT2				
47	_	_	Disabled	CMP0P0	PTD0	UARTO_RxD	XBAR_IN2	LLWU_P11			
48	31	_	Disabled		PTD1	UART1_TxD	SPI0_SS_B	XBAR_OUT3	TMR_3		
49	32	-	Disabled	CMP0P1	PTD2	UART1_RxD	SPI0_SCK	XBAR_IN3	LLWU_P10		
50	33	-	Disabled		PTD3	UART1_CTS	SPI0_MOSI				
51	34	-	Disabled	AD3	PTD4	UART1_RTS	SPI0_MISO	LLWU_P9			
52	_	-	Disabled	AD4	PTD5	LPTMR2	TMR_0	UART3_CTS			
53	_	_	Disabled	AD5	PTD6	LPTMR1	CMP10UT	UART3_RTS	LLWU_P8		
54		_	Disabled	CMP0P4	PTD7	I2C0_SCL	XBAR_IN4	UART3_RxD	LLWU_P7		

KM Family Data Sheet, Rev. 7, 01/2014.



100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
55	_	_	Disabled		PTE0	I2C0_SDA	XBAR_OUT4	UART3_TxD	CLKOUT		
56	35	25	RESET_B		PTE1						RESET_B
57	-	26	EXTAL1	EXTAL1	PTE2	EWM_IN	XBAR_IN6	I2C1_SDA			
58	-	27	XTAL1	XTAL1	PTE3	EWM_OUT	AFE_CLK	I2C1_SCL			
59	36	28	VSS	VSS							
60	-	29	SAR_VSSA	SAR_VSSA							
61	-	30	SAR_VDDA	SAR_VDDA							
62	37	31	VDD	VDD							
63	-	-	Disabled		PTE4	LPTMR0	UART2_CTS	EWM_IN			
64	_	-	Disabled		PTE5	TMR_3	UART2_RTS	EWM_OUT	LLWU_P6		
65	38	32	SWD_IO	CMP0P2	PTE6	XBAR_IN5	UART2_RxD	LLWU_P5			SWD_IO
66	39	33	SWD_CLK	AD6	PTE7	XBAR_OUT5	UART2_TxD				SWD_CLK
67	40	_	Disabled	AD7	PTF0	RTCCLKOUT	TMR_2	CMP0OUT			
68	41	34	Disabled	LCD0/ AD8	PTF1	TMR_0	XBAR_OUT6				
69	42	35	Disabled	LCD1/ AD9	PTF2	CMP10UT	RTCCLKOUT				
70	43	_	Disabled	LCD2	PTF3	SPI1_SS_B	LPTMR1	UARTO_RxD			
71	44	_	Disabled	LCD3	PTF4	SPI1_SCK	LPTMR0	UARTO_TxD			
72	45	_	Disabled	LCD4	PTF5	SPI1_MISO	I2C1_SCL	LLWU_P4			
73	46	_	Disabled	LCD5	PTF6	SPI1_MOSI	I2C1_SDA	LLWU_P3			
74	47	_	Disabled	LCD6	PTF7	TMR_2	CLKOUT				
75	48	_	Disabled	LCD7	PTG0	TMR_1	LPTMR2				
76	49	36	Disabled	LCD8/ AD10	PTG1	LLWU_P2	LPTMR0				
77	50	37	Disabled	LCD9/ AD11	PTG2	SPI0_SS_B	LLWU_P1				
78	51	38	Disabled	LCD10	PTG3	SPI0_SCK	I2C0_SCL				
79	52	39	Disabled	LCD11	PTG4	SPI0_MOSI	I2CO_SDA				
80	53	40	Disabled	LCD12	PTG5	SPI0_MISO	LPTMR1				
81	54	_	Disabled	LCD13	PTG6	LLWU_P0	LPTMR2				
82	_	_	Disabled	LCD14	PTG7						
83	-	-	Disabled	LCD15	PTH0						
84	-	-	Disabled	LCD16	PTH1						
85	-	-	Disabled	LCD17	PTH2						
86	-	-	Disabled	LCD18	PTH3						
87	-	-	Disabled	LCD19	PTH4						
88	-	-	Disabled	LCD20	PTH5						
89	-	41	Disabled		PTH6	UART1_CTS	SPI1_SS_B	XBAR_IN7			
90	-	42	Disabled		PTH7	UART1_RTS	SPI1_SCK	XBAR_OUT7			
91	55	43	Disabled	CMP0P5	PTI0	UART1_RxD	XBAR_IN8	SPI1_MISO	SPI1_MOSI		
92	56	44	Disabled		PTI1	UART1_TxD	XBAR_OUT8	SPI1_MOSI	SPI1_MISO		



rmout

100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
93	57	_	Disabled	LCD21	PTI2						
94	58	_	Disabled	LCD22	PTI3						
95	59	_	VSS	VSS							
96	60	-	VLL3	VLL3							
97	61	_	VLL2	VLL2							
98	62	_	VLL1	VLL1							
99	63	-	VCAP2	VCAP2							
100	64	_	VCAP1	VCAP1							

8.2 KM Family Pinouts

8.2.1 100-pin LQFP

The following figure represents the KM 100 LQFP pinouts:






Figure 6. 100-pin LQFP Pinout Diagram

8.2.2 64-pin LQFP

The following figure represents 64-pin LQFP pinouts:



Pinoul




Figure 7. 64-pin LQFP Pinout Diagram

8.2.3 44-pin LGA

The following figure represents 44-pin LGA pinouts:






Figure 8. 44-pin LGA Pinout Diagram

NOTE

VSS also connects to flag on 44 LGA.

9 Revision History

The following table provides a revision history for this document.



nevision History

Table 41. Revision History

Rev. No.	Date	Substantial Changes
Rev1	10/2012	Initial release
Rev2	01/2013	Updated part numbers
		Updated Table: Power mode transition operating behaviors
		Updated Table: Power consumption operating behaviors. Included readings for temperature - 40 °C, 25 °C, and 85 °C
		Updated AFE Modulator clock maximum value in table "Device clock specifications"
		Updated Table: General switching specifications
		Updated Table: Thermal operating requirements
		Updated Table: SWD switching specifications
		Added Table: AFE (Analog Frontend) Switching characteristics
		Updated Table: Oscillator DC electrical specifications
		Updated Table: ΣΔ ADC + PGA specifications
		 Under section SPI switching specification, Table SPI timing renamed to SPI switching characteristics at 2.7 V (2.7 - 3.6) Modified row: "Data Hold Time (inputs, tHI)" to "Input Data Hold Time (inputs, tHI)" Modified row: "Data valid time (after SCK edge, tDVO)" to "Data Valid Out
		Time (after SCK edge, tDVO)"
		Added table: SPI Switching characteristics at 1.7V (1.7 - 3.6V)
		NOTE added to KM Signal Multiplexing and Pin Assignments topic
Rev3	04/2013	Updated orderable part numbers
		Updated Table: ESD handling ratings
		Add new row: Electrostatic discharge voltage, charged-device mode
		Updated Table: Voltage and current operating behaviors
		Updated Table: Power consumption operating behaviors
		Updated "Inputs, tSUI" row in Table: SWD switching characteristics at 2.7 V (2.7 - 3.6 V)
		Updated "Inputs, tSUI" row in Table: AFE switching characteristics (1.7 V - 3.6 V)
		Updated "Supply voltage" minimum value in table: Voltage reference electrical specifications
		Added table: OD cells in SPI Switching specification
		Updated Table: VREF full-range operating behaviors
		Updated Table: ΣΔ ADC + PGA specifications
		Updated Table: ADC standalone specifications

Table continues on the next page...



Table 41. Revision History (continued)

Rev. No.	Date	Substantial Changes
Rev4	07/2013	Editorial changes through out the document.
		Values of table "Power mode transition operating behaviors" updated.
		In table "Power consumption operating behaviors": • Row I _{DD_RUN} value updated • Row I _{DD_WAIT} value updated • Row I _{DD_VLPR} value updated • Row I _{DD_VLPR} value updated • Row I _{DD_VLPN} value updated • Row I _{DD_VLPS} value updated • Row I _{DD_VLS3} value updated • Row I _{DD_VLLS3} value updated • Row I _{DD_VLLS2} value updated • Row I _{DD_VLLS1} value updated • Row I _{DD_VLLS0} value updated • Row I _{DD_VLLS0} value updated • Row I _{DD_VLLS0} with POR enabled" added. Values of table "General switching specifications" updated. In table "VREF full-range operating behaviors": • Row V _{tdrift} : value updated and footnote added.
		Row I _{RBIAS} : values updated.
Rev5	10/2013	Table: Obtaining package dimensions updated
Rev6	11/2013	Updated Section Fields:Row: Temperature range values updated.Updated Table: Power consumption operating behaviors
Rev7	1/2014	Table: Power consumption operating behaviors All rows with temperature 110 °C updated to 105 °C Footnote 9 updated: An external power switch for VBAT should be present on board to have better battery life and keep VBAT pin powered in all conditions. There is no internal power switch in RTC. Row IDD_VLPR: Minimum value updated Row IDD_VLLS1: Typ value updated Row IDD_VLLS0 with POR circuit disabled: Typ value updated Row IDD_VLLS0 with POR circuit enabled: Typ value updated Row IDD_VLLS0 with POR circuit enabled: Typ value updated Table: EMC radiated emissions operating behaviors All TBD updated Footnote 2: fosc value updated to 10 MHz Table: ADC + PGA specifications Row CMMR: Vid value updated Table: ADC standalone specifications Row CMMR: Vid value updated



How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are the registered trademarks of ARM Limited.

©2011-2014 Freescale Semiconductor, Inc.

Document Number MKMxxZxxCxx5 Revision 7, 01/2014



