
PIN ASSIGNMENT

PE [1●	16	D V _{DD}
Q3 [2	15	ПС
P3 [3	14] Q2
P0 [4	13] P2
CARRY IN	5	12] P1
Q0 [6	11] Q1
CARRY OUT	7	10] U/D
V _{SS} [8	9] R



TRUTH TABLE

Carry In	Up/Down	Preset Enable	Reset	Clock	Action
1	Х	0	0	Х	No Count
0	1	0	0		Count Up
0	0	0	0	<i></i>	Count Down
Х	Х	1	0	Х	Preset
Х	Х	Х	1	Х	Reset

X = Don't Care

NOTE: When counting up, the Carry Out signal is normally high and is low only when Q0 through Q3 are high and Carry In is low. When counting down, Carry Out is low only when Q0 through Q3 and Carry In are low.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14516BCP	PDIP-16	
MC14516BCPG	PDIP-16 (Pb-Free)	25 Units / Rail
MC14516BD	SOIC-16	
MC14516BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14516BDR2	SOIC-16	
MC14516BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14516BF	SOEIAJ-16	
MC14516BFG	SOEIAJ-16 (Pb-Free)	50 Units / Rail
MC14516BFEL	SOEIAJ-16	
MC14516BFELG	SOEIAJ-16 (Pb-Free)	2000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


			- 5	5°C		25°C		12	5°C	
Characteristic	Symbo	V _{DD} DI Vdc	Min	Max	Min	Typ (Note 2)	Мах	Min	Max	Unit
$V_{in} = V_{DD} \text{ or } 0$	Level V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
"1" V _{in} = 0 or V _{DD}	Level V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
$(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	Level V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	Level V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	_ _ _	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	ource	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	- - -	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	_ _ _	- 1.7 - 0.36 - 0.9 - 2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	l _{in}	15	-	± 0.1	-	± 0.00001	± 0.1	-	± 1.0	μAdc
Input Capacitance ($V_{in} = 0$)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Pac	kage) I _{DD}	5.0 10 15	_ _ _	5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current (Note 3 (Dynamic plus Quiescen Per Package) (C _L = 50 pF on all output buffers switching)	t,	5.0 10 15			$I_{T} = (1$	0.58 μA/kHz) .20 μA/kHz) .70 μA/kHz)	f + I _{DD} f + I _{DD}			μAdc


Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L - 50) Vfk where: I_T is in µA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.


SWITCHING CHARACTERISTICS (Note 5) (C_L = 50 pF, T_A = 25° C)

				All Types		
Characteristic	Symbol	V_{DD}	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	t _{TLH} , t _{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	- - -	315 130 100	630 260 200	ns
Clock to $\overline{\text{Carry Out}}$ t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	_ _ _	315 130 100	630 260 200	ns
$\label{eq:carry_ln} \hline \hline Carry Out \\ t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns} \\ t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns} \\ t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns} \\ \hline \end{array}$	t _{PLH} , t _{PHL}	5.0 10 15	- - -	180 80 60	360 160 120	ns
Preset or Reset to Q t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	- - -	315 130 100	630 360 200	ns
Preset or Reset to $\overline{Carry Out}$ t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 465 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 192 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 125 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	- - -	550 225 150	1100 450 300	ns
Reset Pulse Width	t _w	5.0 10 15	380 200 160	190 100 80	- - -	ns
Clock Pulse Width	twn	5.0 10 15	350 170 140	200 100 75	_ _ _	ns
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	3.0 6.0 8.0	1.5 3.0 4.0	MHz
Preset or Reset Removal Time The Preset or Reset signal must be low prior to a positive–going transition of the clock.	t _{rem}	5.0 10 15	650 230 180	325 115 90	-	ns
Clock Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15			15 5 4	μs
Set <u>up Time</u> Carry In to Clock	t _{su}	5.0 10 15	260 120 100	130 60 50		ns
Hold Time Clock to Carry In	t _h	5.0 10 15	0 20 20	- 60 - 20 0		ns
Setup Time Up/Down to Clock	t _{su}	5.0 10 15	500 200 150	250 100 75	- - -	ns
Hold Time Clock to Up/Down	t _h	5.0 10 15	- 70 - 10 0	- 160 - 60 - 40	- - -	ns
Setup Time Pn to PE	t _{su}	5.0 10 15	- 40 - 30 - 25	- 120 - 70 - 50	- - -	ns
Hold Time PE to Pn	t _h	5.0 10 15	480 420 420	240 210 210	_ _ _	ns
Preset Enable Pulse Width	t _{WH}	5.0 10 15	200 100 80	100 50 40	- - -	ns

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an Indication of the IC's potential performance.








LOGIC DIAGRAM

TOGGLE FLIP-FLOP



FLIP-FLOP FUNCTIONAL TRUTH TABLE

Preset Enable	Clock	т	Q _{n+1}
1	Х	Х	Parallel In
0		0	Q _n
0	<u>`</u>	1	\overline{Q}_{n}
0	~	Х	Q _n

X = Don't Care




Figure 2. Switching Time Waveforms

PIN DESCRIPTIONS

INPUTS

P0, **P1**, **P2**, **P3**, **Preset Inputs** (**Pins 4**, **12**, **13**, **3**) — Data on these inputs is loaded into the counter when PE is taken high.

Carry In, (Pin 5) — This active–low input is used when Cascading stages. Carry In is usually connected to Carry Out of the previous stage. While high, Clock is inhibited.

Clock, (Pin 15) — Binary data is incremented or decremented, depending on the direction of count, on the positive transition of this input.

OUTPUTS

Q0, Q1, Q2, Q3, Binary outputs (Pins 6, 11, 14, 2) — Binary data is present on these outputs with Q0 corresponding to the least significant bit.

Carry Out, (Pin 7) — Used when cascading stages, Carry Out is usually connected to Carry In of the next stage. This synchronous output is active low and may also be used to indicate terminal count.

CONTROLS

PE, Preset Enable, (Pin 1) — Asynchronously loads data on the Preset Inputs. This pin is active high and inhibits the clock when high.


R, **Reset**, (**Pin 9**) — Asynchronously resets the Q outputs to a low state. This pin is active high and inhibits the clock when high.

Up/Down, (Pin 10) — Controls the direction of count, high for up count, low for down count.

SUPPLY PINS


 V_{SS} , Negative Supply Voltage, (Pin 8) — This pin is usually connected to ground.

 V_{DD} , Positive Supply Voltage, (Pin 16) — This pin is connected to a positive supply voltage ranging from 3.0 V to 18 V.




NOTE: The Least Significant Digit (L.S.D.) counts from a preset value once Preset Enable (PE) goes low. The Most Significant Digit (M.S.D.) is disabled while $\overline{C_{in}}$ is high. When the count of the L.S.D. reaches 0 (count down mode) or reaches 15 (count up mode), $\overline{C_{out}}$ goes low for one complete clock cycle, thus allowing the next counter to decrement/increment one count. (See Timing Diagram) The L.S.D. now counts through another cycle (15 clock pulses) and the above cycle is repeated.

Figure 3. Presettable Cascaded 8-Bit Up/Down Counter



TIMING DIAGRAM FOR THE PRESETTABLE CASCADED 8-BIT UP/DOWN COUNTER




NOTE: The programmable frequency divider can be set by applying the desired divide ratio, in binary, to the preset inputs. For example, the maximum divide ratio of 255 may be obtained by applying a 1111 1111 to the preset inputs P0 to P7. For this divide operation, both counters should be configured in the count down mode. The divide ratio of zero is an undefined state and should be avoided.



PACKAGE DIMENSIONS


PDIP-16 CASE 648-08 ISSUE T



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MODE ELASH
- MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
Κ	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
Μ	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

SOIC-16 CASE 751B-05 **ISSUE J**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.


 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIGN


- PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION & DEES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
Μ	0 °	7°	0°	7°
Ρ	5.80	6.20	0.229	0.244
B	0.25	0.50	0.010	0.019


PACKAGE DIMENSIONS


SOEIAJ-16 CASE 966-01 **ISSUE A**











NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- CONTROLLING DIMENSION: MILLIMETER. 2. B. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE 3.
- MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. . TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT 5 INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
C	0.10	0.20	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050	0 BSC	
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
Μ	0 °	10 °	0 °	10 °	
Q1	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative