# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Absolute Maximum Ratings**

(All voltages referenced to GN	,
	0.3V to +70V
	, 100ms, $R_{TEST} = 3.3 \text{k}\Omega$ ) (Note 1)
V <sub>CC</sub> , WAD, RREF to GND	0.3V to $(V_{DD} + 0.3V)$
AUX, LDO_IN, LED to GND	0.3V to 16V
LDO_OUT to GND	0.3V to (LDO_IN + 0.3V)
LDO_FB to GND	0.3V to +6V
LX to GND	0.3V to (V <sub>CC</sub> + 0.3V)
LDO_OUT, V <sub>DRV</sub> , FB,	RESET, WK, SL, ULP,
	0.3V to +6V
V <sub>DRV</sub> to V <sub>DD</sub>	-0.3V to (V <sub>DD</sub> + 0.3V)

PGND to GND	0.3V to +0.3V
LX Total RMS Current	1.6A
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
TQFN (derate 28.6mW/°C above +70°C)	2285.7mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: See Figure 1, Test Circuit.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Thermal Characteristics (Note 2)**

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ).................35°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )......................2.7°C/W

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### **Electrical Characteristics**

 $(V_{DD} = 48V, R_{SIG} = 24.9k\omega, LED, V_{CC}, \overline{SL}, \overline{ULP}, \overline{WK}, \overline{RESET}, LDO_OUT$  unconnected, WAD = LDO\_EN = LDO\_IN = PGND = GND, C1 = 68nF, C2 = 10 $\mu$ F, C3 = 1 $\mu$ F (see Figure 3), V<sub>FB</sub> = V<sub>AUX</sub> = 0V, LX unconnected. V<sub>CLASS2</sub> = 0V, V<sub>MPS</sub> = 0V. All voltages are referenced to GND, unless otherwise noted. T<sub>A</sub> = T<sub>J</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS				
POWER DEVICE (PD) INTERFACE											
DETECTION MODE											
Input Offset Current	IOFFSET	$V_{VDD} = 1.4V \text{ to } 10^{-1}$	0.1V (Note 4)			10	μA				
Effective Differential Input Resistance	dR	V <sub>VDD</sub> = 1.4V to 10 (Note 5)	0.1V with 1V step,	23.95		25.5	kΩ				
CLASSIFICATION MODE											
Classification Enable Threshold	V <sub>TH,CLS,EN</sub>	V <sub>DD</sub> rising		10.2	11.5	12.5	V				
Classification Disable Threshold	V <sub>TH,CLS,DIS</sub>	V <sub>DD</sub> rising		22	23	23.8	V				
Classification Stability Time					2		ms				
Classification Current		$V_{DD} = 12.6V$	CLASS2 = GND	9.12	10.5	11.88					
Classification Current	ICLASS	to 20V	CLASS2 = V <sub>DRV</sub>	16.1	18	20.9	mA mA				
POWER MODE											
V <sub>DD</sub> Supply Voltage Range	V <sub>DD</sub>					60	V				
V <sub>DD</sub> Supply Current	I <sub>DD</sub>	V <sub>DD</sub> = 60V	MAX5986A/B/ MAX5987A		3.6	4.5	mA				
		MAX5986C			4.8	6.6					

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Electrical Characteristics (continued)**

 $(V_{DD}=48V,R_{SIG}=24.9k\omega,LED,V_{CC},\overline{SL},\overline{ULP},\overline{WK},\overline{RESET},LDO\_OUT$  unconnected, WAD = LDO\_EN = LDO\_IN = PGND = GND, C1 = 68nF, C2 = 10µF, C3 = 1µF (see Figure 3),  $V_{FB}=V_{AUX}=0V$ , LX unconnected.  $V_{CLASS2}=0V$ ,  $V_{MPS}=0V$ . All voltages are referenced to GND, unless otherwise noted.  $V_{AUX}=0V$ , unless otherwise noted. Typical values are at  $V_{AUX}=0V$ , unless otherwise noted. Typical values are at  $V_{AUX}=0V$ , (Note 3)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			MAX5986A/B/C	34.3	35.7	37.6	
V <sub>DD</sub> Turn-On Voltage	V <sub>ON</sub>	V <sub>DD</sub> rising	MAX5987A	37.2	38.7	40	V
V <sub>DD</sub> Turn-Off Voltage	V <sub>OFF</sub>	V <sub>DD</sub> falling		30	31.4		V
V Turn On Off I hyptograpia	\/	(Nata C)	MAX5986A/B/C	3.4	4.2		V
V <sub>DD</sub> Turn-On/Off Hysteresis	V <sub>HYST_UVLO</sub>	(Note 6)	MAX5987A		7.2		
V <sub>DD</sub> Deglitch Time	toff_dly	V <sub>DD</sub> falling from 4	0V to 20V (Note 5)		150		μs
Inrush to Operating Mode Delay	<sup>†</sup> DELAY	t <sub>DELAY</sub> = time from to 0V	n a (V <sub>DD</sub> - V <sub>CC</sub> ) 1.5V		123		ms
Isolation Power MOSFET	D	100m A	T <sub>J</sub> = +25°C		1.2		Ω
On-Resistance	R <sub>ON_ISO</sub>	I <sub>VCC</sub> = 100mA	$T_{J} = +85^{\circ}C$		1.5		3 52
MAINTAIN POWER SIGNATURE (	MPS = V <sub>DRV</sub> )						
PoE MPS Current Rising Threshold	I <sub>MPS_RISE</sub>			18	28.7	40	mA
PoE MPS Current Falling Threshold	IMPS_FALL			14	24	35	mA
PoE MPS Current Threshold Hysteresis	IMPS_HYS				4.3		mA
PoE MPS Output Average Current	I <sub>MPS_AVE</sub>				4.8		mA
PoE MPS Peak Output Current	IMPS_PEAK			10	12.6		mA
PoE MPS Time High	<sup>t</sup> MPS_HIGH				95		ms
PoE MPS Time Low	t <sub>MPS_LOW</sub>				190		ms
CURRENT LIMIT							
Inrush Current Limit	INRUSH	During initial turn- V <sub>DD</sub> - V <sub>CC</sub> = 4V, r		39	49	60	mA
Current Limit During Normal Operation	I <sub>LIM</sub>	After inrush completed, V <sub>CC</sub> = V <sub>DD</sub> - 1.5V, measured at V <sub>CC</sub>		290	323	360	mA
WAD Detection Rising Threshold	V <sub>WAD_RISE</sub>	(Note 9)				8.8	V
WAD Detection Falling Threshold	V <sub>WAD_FALL</sub>	(Note 9)		5.8			V
WAD Detection Hysteresis					0.6		V
WAD Input Current	I <sub>WAD</sub>	$V_{WAD} = 24V$			125		μΑ

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Electrical Characteristics (continued)**

 $(V_{DD} = 48V, R_{SIG} = 24.9k\omega, LED, V_{CC}, \overline{SL}, \overline{ULP}, \overline{WK}, \overline{RESET}, LDO_OUT unconnected, WAD = LDO_EN = LDO_IN = PGND = GND, C1 = 68nF, C2 = 10\mu F, C3 = 1\mu F (see Figure 3), V_{FB} = V_{AUX} = 0V, LX unconnected. V_{CLASS2} = 0V, V_{MPS} = 0V. All voltages are referenced to GND, unless otherwise noted. <math>T_A = T_J = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 3)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
LOGIC		,					
CLASS2, MPS Voltage Rising Threshold						2.9	V
CLASS2, MPS Voltage Falling Threshold				0.4			V
RESET Output Voltage Low (MAX5987A Only)		I <sub>SINK</sub> = 1mA				0.2	V
CLASS2, MPS Leakage				-10		+10	μΑ
INTERNAL REGULATOR WITH BA	CK BIAS						
V <sub>AUX</sub> Input Voltage Range	$V_{AUX}$	Inferred from V <sub>AUX</sub> inp	out current	4.75		14	V
V <sub>AUX</sub> Input Current		V <sub>AUX</sub> from 4.75V to 14	.V	0.65		3.1	mA
V <sub>DRV</sub> Output Voltage				4.2		5.5	V
SLEEP MODE (MAX5986A-MAX59	86C)						
WK and ULP Logic Threshold	$V_{TH}$	VWK falling and VULP	rising and falling	1.6		2.9	V
SL Logic Threshold		Falling		0.55		0.8	V
SL Current		$V_{\overline{SL}} = 0V$			62.5		μA
		$\begin{aligned} R_{\overline{SL}} &= 121 k\Omega, V_{LED} = 6.5V \\ R_{\overline{SL}} &= 60.4 k\Omega, V_{LED} = 6.5V \\ R_{\overline{SL}} &= 30.2 k\Omega, V_{LED} = 6.5V \end{aligned}$			5.3		- mA
LED Current Amplitude	l			9.2	10.6	12	
LED Current Amplitude	I <sub>LED</sub>			19.2	21.2	23.5	
		$R_{\overline{SL}} = 30.2k\Omega$ , $V_{LED} =$	: 3.5V		21.2		
LED Current Programmable Range				10		20	mA
LED Current with Grounded SL		V <sub>SL</sub> = 0V		20.6	26.4	31.4	mA
LED Current Frequency	f <sub>ILED</sub>	Sleep and ultra-low power modes	MAX5986B/C		250		Hz
LED Current Duty Cycle	D <sub>ILED</sub>	Sleep and ultra-low power modes	MAX5986B/C		25		%
V <sub>DD</sub> Current Amplitude	l <sub>VDD</sub>	Sleep mode, V <sub>LED</sub> = 6.5V		10	12	14.5	mA
Internal Current Duty Cycle	D <sub>IVDD</sub>	Sleep and ultra-low power modes			75		%
Internal Current Enable Time	t <sub>MPS</sub>	Ultra-low power mode		76	87	98	ms
Internal Current Disable Time	t <sub>MPDO</sub>	Ultra-low power mode		205	235	265	ms
THERMAL SHUTDOWN							
Thermal Shutdown Threshold	T <sub>SD</sub>	T <sub>J</sub> rising			151		°C
Thermal Shutdown Hysteresis	T <sub>SD,HYS</sub>				16		°C

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Electrical Characteristics (continued)**

 $(V_{DD}=48V,R_{SIG}=24.9k\omega,LED,V_{CC},\overline{SL},\overline{ULP},\overline{WK},\overline{RESET},LDO\_OUT$  unconnected, WAD = LDO\_EN = LDO\_IN = PGND = GND, C1 = 68nF, C2 = 10µF, C3 = 1µF (see Figure 3),  $V_{FB}=V_{AUX}=0V$ , LX unconnected.  $V_{CLASS2}=0V$ ,  $V_{MPS}=0V$ . All voltages are referenced to GND, unless otherwise noted.  $V_{ABS2}=0V$ ,  $V_{A$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
LDO (MAX5987A)	•		•				
Input Voltage Range		Inferred from line regulation	4.5		14	V	
Output Voltage		LDO_FB = V <sub>DRV</sub>		3.3		V	
Max Output Voltage Setting		With external divider to LDO_FB			5.5	V	
LDO FB Regulation Voltage			1.2	1.227	1.25	V	
LDO FB Leakage Current				±1		μΑ	
Dropout		$V_{LDO\_IN} = 5V$ , $V_{LDO\_FB} = V_{DRV}$ , $I_{LOAD} = 80$ mA		300		mV	
Load Regulation		I <sub>LOAD</sub> from 1mA to 80mA		0.5		mV/mA	
Line Regulation		VLDO_IN from 4.5V to 14V		1.4		mV/V	
Overcurrent Protection Threshold	lovc		85			mA	
LDO_FB Rising Threshold				3.2	4.2	V	
LDO_FB Falling Threshold			2.0	2.4		V	
DC-DC CONVERTER INPUT SUPI	PLY						
V <sub>DD</sub> Voltage Range	V <sub>DD,RISING</sub>	$V_{CC} = V_{DD} = V_{WAD} - 0.3V$ , rising	8		60	V	
VDD voltage halige	V <sub>DD</sub> ,FALLING	$V_{CC} = V_{DD} = V_{WAD} - 0.3V$ , falling	7.7		60	V 	
POWER MOSFETs							
High-Side pMOS On-Resistance	R <sub>DSON-H</sub>	$I_{LX} = 0.5A$ (sourcing)		0.54		Ω	
Low-Side nMOS On-Resistance	R <sub>DSON-L</sub>	$I_{LX} = 0.5A $ (sinking)		0.16		Ω	
LX Leakage Current	I <sub>LX-LKG</sub>	$V_{DD} = V_{CC} = 28V,$ $V_{LX} = (V_{PGND} + 1V)$ to $(V_{CC} - 1V)$	-5		+5	μA	
SOFT-START (SS)							
Soft-Start Time	tss-TH			10		ms	
FEEDBACK (FB)							
FB Regulation Voltage	V <sub>FB-RG</sub>		1.203	1.225	1.252	V	
FB Input Bias Current	I <sub>FB</sub>	V <sub>FB</sub> = 1.224V		10	200	nA	
OUTPUT VOLTAGE							
Output Voltage Range	Volt	MAX5986A/MAX5987A	3.0		5.6	V	
	l Volt 🗀	MAX5986B/MAX5986C	5.4		14	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Electrical Characteristics (continued)**

 $(V_{DD} = 48V, R_{SIG} = 24.9k\omega, LED, V_{CC}, \overline{SL}, \overline{ULP}, \overline{WK}, \overline{RESET}, LDO_OUT$  unconnected, WAD = LDO\_EN = LDO\_IN = PGND = GND, C1 = 68nF, C2 = 10 $\mu$ F, C3 = 1 $\mu$ F (see Figure 3), V<sub>FB</sub> = V<sub>AUX</sub> = 0V, LX unconnected. V<sub>CLASS2</sub> = 0V, V<sub>MPS</sub> = 0V. All voltages are referenced to GND, unless otherwise noted. T<sub>A</sub> = T<sub>J</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)

PARAMETER	SYMBOL	CC	ONDITIONS	MIN	TYP	MAX	UNITS
Cycle-by-Cycle Overvoltage		Rising (Note 7)		100.5	100.3	108	0/
Protection	V <sub>OUT-OV</sub>	Falling (Note 7)		98.5			- %
INTERNAL COMPENSATION NET	WORK						
Compensation Network Zero- Resistance	R <sub>ZERO</sub>				200		kΩ
Compensation Network Zero- Capacitance	C <sub>ZERO</sub>				150		pF
CURRENT LIMIT							
		MAX5986B/	CLASS2 = GND	0.75	0.81		
Peak Current-Limit Threshold	lpe vy v nar	MAX5986C	CLASS2 = V <sub>DRV</sub>	0.85	0.94		A
Peak Current-Limit Threshold	IPEAK-LIMIT	MAX5986A/	CLASS2 = GND	1.45	1.64		
		MAX5987A	CLASS2 = V <sub>DRV</sub>	1.66	1.79		
		MAX5986B/	CLASS2 = GND		0.93		
Runaway Current-Limit Threshold		MAX5986C	CLASS2 = V <sub>DRV</sub>		1.07		
Runaway Current-Limit Threshold		MAX5986A/	CLASS2 = GND		1.9		
		MAX5987A	CLASS2 = V <sub>DRV</sub>		2.2		
V. II. O	I <sub>VALLEY</sub> -	MAX5986A/MA>	(5987A		1.5		^
Valley Current-Limit Threshold	LIMIT	MAX5986B/MA	(5986C		0.75		A
ZX Threshold	I <sub>ZX</sub>				25		mA
TIMINGS							
0 11 5	t	MAX5986A/MAX5986B/MAX5987A		190	215	238	1.1.1-
Switching Frequency	fsw	MAX5986C		380	430	475	kHz
		MAX5986A/MA>	(5986B/MAX5987A	95	107.5	119	
Frequency Foldback	†SW-FOLD	MAX5986C		195	215	238	kHz
Consecutive ZX Events for Entering Foldback					8		Events
Consecutive ZX Events for Exiting Foldback					8		Events
V <sub>OUT</sub> Undervoltage Trip Level to Cause HICCUP	V <sub>OUT-HICF</sub>	After soft-start c	completed (Note 7)	55	60	65	%
LUCCUD Time and		MAX5986A/MA	(5986B/MAX5987A		154		
HICCUP TIMEOUT	HICCUP Timeout				77		ms
Minimum On-Time	t <sub>ON-MIN</sub>				113	140	ns
LX Dead Time					14		ns

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Electrical Characteristics (continued)**

 $(V_{DD} = 48V, R_{SIG} = 24.9k\omega, LED, V_{CC}, \overline{SL}, \overline{ULP}, \overline{WK}, \overline{RESET}, LDO_OUT unconnected, WAD = LDO_EN = LDO_IN = PGND = GND, V_{CC}, \overline{SL}, \overline{ULP}, \overline{WK}, \overline{RESET}, LDO_OUT unconnected, WAD = LDO_EN = LDO_IN = PGND = GND, V_{CC}, \overline{SL}, \overline{ULP}, \overline{WK}, \overline{RESET}, LDO_OUT unconnected, WAD = LDO_EN = LDO_IN = PGND = GND, V_{CC}, \overline{SL}, \overline{ULP}, \overline{WK}, \overline{RESET}, \overline{ULP}, \overline{WK}, \overline{WK}, \overline{RESET}, \overline{ULP}, \overline{WK}, \overline$ C1 = 68nF, C2 =  $10\mu\text{F}$ , C3 =  $1\mu\text{F}$  (see Figure 3),  $V_{FB} = V_{AUX} = 0V$ , LX unconnected.  $V_{CLASS2} = 0V$ ,  $V_{MPS} = 0V$ . All voltages are referenced to GND, unless otherwise noted.  $T_A = T_J = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ .)

PARAMETER	SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS
RESET (MAX5987A)						
V <sub>FB</sub> Threshold for RESET Assertion	V <sub>FB-OKF</sub>	V <sub>FB</sub> falling (Note 7)	87	90	93	%
V <sub>FB</sub> Threshold for RESET Deassertion	V <sub>FB-OKR</sub>	V <sub>FB</sub> rising (Note 7)	91.5	95	98	%
V <sub>LDO_FB</sub> Threshold for RESET Assertion	V <sub>LDO_FB-OKF</sub>	V <sub>LDO_FB</sub> falling, LDO_FB = V <sub>DRV</sub> (Note 8)		90		%
V <sub>LDO_FB</sub> Threshold for RESET Deassertion		V <sub>FB</sub> rising		95		%
for RESET Deassertion Delay				4.8		ms
RESET Output Voltage Low		I <sub>SINK</sub> = 1mA		0.1		V
RESET Leakage Current				±10		μΑ

- Note 3: All devices are 100% production tested at T<sub>A</sub> = +25°C. Limits over temperature are guaranteed by design.
- Note 4: The input offset current is illustrated in Figure 2.
- Note 5: Effective differential input resistance is defined as the differential resistance between VDD and GND, see Figure 2.
- Note 6: A 20V glitch on input voltage, which takes  $V_{DD}$  below  $V_{ON}$  shorter than or equal to  $t_{OFF}$  DLY does not cause the device to exit power-on mode.
- Note 7 Referred to feedback regulation voltage.
- Note 8: Referred to LDO feedback regulation voltage.
- Note 9: The WAD Detection Rising and Falling Thresholds control the isolation power MOS transistor. To turn the DC-DC on in WAD mode, the WAD must be detected and the  $V_{DD}$  must be within the  $V_{DD}$  voltage range.

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter




Figure 1. MAX5986A/MAX5987A Internal TVS Test Setup







Figure 2. Effective Differential Resistance and Offset Current


## **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 













## **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 


















## **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 















# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Pin Configuration**



## **Pin Description**

PIN			
MAX5986A/MAX5986B/ MAX5986C	MAX5987A	NAME	FUNCTION
1	1	AUX	Auxiliary Voltage Input. Auxiliary input to the internal regulator (V <sub>DRV</sub> ). Connect AUX to the output of the buck converter if the output voltage is greater than 4.75V to back bias the internal circuitry and increase efficiency. Connect to a clean ground when not used.
2	2	LX	Inductor Connection. Inductor connection for the internal DC-DC converter.
3	_	LED	LED Driver Output. In sleep mode, LED sources a periodic current (I <sub>LED</sub> ) at 250Hz with 25% duty cycle.
_	3	LDO_IN	LDO Input Voltage. Connect LDO_IN to output when used, otherwise connect to GND. Connect a minimum 1µF bypass capacitor between LDO_IN and GND.
4	_	WK	Wake Mode Enable Input. $\overline{WK}$ has an internal $50k\Omega$ pullup resistor to the internal 5V bias rail. A falling edge on $\overline{WK}$ brings the device out of sleep mode and into the normal operating mode (wake mode).
_	4	LDO_OUT	LDO Output Voltage. Connect a minimum 1µF output capacitor between LDO_OUT and GND.
5	5	FB	Feedback. Feedback input for the DC-DC buck converter. Connect FB to a resistive divider from the output to GND to adjust the output voltage.

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Pin Description (continued)**

PIN			
MAX5986A/MAX5986B/ MAX5986C	MAX5987A	NAME	FUNCTION
6	6	GND	Ground. Reference rail for the device. It is also the "quiet" ground for all voltage reference (e.g., FB is referenced to this GND).
7	7	$V_{DRV}$	Internal 5V Regulator Voltage Output. The internal voltage regulator provides 5V to the MOSFET driver and other internal circuits. V <sub>DRV</sub> is referenced to GND. Do not use V <sub>DRV</sub> to drive external circuits. Connect a 1µF bypass capacitor between V <sub>DRV</sub> and GND.
8	_	SL	Sleep Mode Enable Input. A falling edge on $\overline{SL}$ brings the device into sleep mode. An external resistor ( $R_{\overline{SL}}$ ) connected between $\overline{SL}$ and GND sets the LED current ( $I_{LED}$ ).
_	8	LDO_ FB	LDO Regulator Feedback Input. Connect to $V_{DRV}$ to get the preset LDO output voltage of 3.3V, or connect to a resistive divider from the LDO_OUT to GND for an adjustable LDO output voltage.
9	_	ULP	Ultra-Low-Power Mode Enable Input. $\overline{\text{ULP}}$ has an internal 50k $\Omega$ pullup resistor to the internal 5V bias rail. A falling edge on $\overline{\text{SL}}$ while $\overline{\text{ULP}}$ is asserted low enables ultra-low power mode. When ultra-low power mode is enabled, the power consumption of the device is reduced even lower than sleep mode to comply with ultra-low power sleep power requirements while still supporting MPS.
10	9	CLASS2	Class 2 Selection Input. Connect to V <sub>DRV</sub> for Class 2 operation. Connect to GND for Class 1 operation.
11	10	MPS	MPS Enable Input. Connect to $V_{\mbox{\footnotesize{DRV}}}$ to turn the MPS function on. Connect to GND to turn MPS off.
_	11	RESET	Open-Drain RESET Output. The RESET output is driven low if either LDO_OUT or FB drops below 90% of its set value. RESET goes high 100µs after both LDO_OUT and FB rise above 95% of their set values. Leave unconnected when not used.
12	12	WAD	Wall Power Adapter Detector Input. Wall adapter detection is enabled when the voltage from WAD to GND is greater than 8.8V. When a wall power adapter is present, the isolation p-channel power MOSFET turns off. Connect WAD directly to GND when the wall power adapter or other auxiliary power source is not used.
13	13	V <sub>DD</sub>	Positive Supply Input. Connect a 68nF (min) bypass capacitor between $V_{\mbox{\scriptsize DD}}$ and PGND.
14	14	V <sub>CC</sub>	DC-DC Converter Power Input. $V_{DD}$ is connected to $V_{CC}$ by an isolation p-channel MOSFET. Connect a 10µF capacitor in parallel with a 1µF ceramic capacitor between $V_{CC}$ and PGND.
15	15	PGND	Power Ground. Power ground of the DC-DC converter power stage. Connect PGND to GND with a star connection. Do not use PGND as reference for sensitive feedback circuit.
16	16	RREF	Signature Resistor Connection. Connect a 24.9kΩ resistor (R <sub>SIG</sub> ) to GND.
_	_	EP	Exposed Pad. Connect the exposed pad to ground.

# **Detailed Description**

### **PD** Interface

The devices include complete interface functions for a PD to comply with the IEEE 802.3af standard as a Class 1/Class 2 PD. The devices provide the detection and classification signatures using a single external signature resistor. An integrated MOSFET provides isolation from the buck converter when the PSE has not applied power. The devices guarantee a leakage current offset of less than 10µA during the detection phase. The devices feature power-mode undervoltage-lockout (UVLO) with wide hysteresis and long deglitch time to compensate for twisted-pair-cable resistive drop and to ensure glitch-free transitions between detection, classification, and power-on/-off modes.

### **Operating Modes**

The devices operate in three different modes depending on  $V_{DD}$ . The three modes are detection mode, classification mode, and power mode. The device is in detection mode when  $V_{DD}$  is between 1.4V and 10.1V, classification mode when  $V_{DD}$  is between 12.6V and 20V, and power mode when the input voltage exceeds  $V_{ON}$ .

### Detection Mode (1.4V $\leq$ V<sub>DD</sub> $\leq$ 10.1V)

In detection mode, the devices provide a signature differential resistance to  $V_{DD}.$  During detection, the power-sourcing equipment (PSE) applies two voltages to  $V_{DD},$  both between 1.4V and 10.1V with a minimum 1V increment. The PSE computes the differential resistance to ensure the presence of the 24.9kw signature resistor. Connect the 24.9kw signature resistor (RSIG) from RREF to GND for proper signature detection. The device applies  $V_{DD}$  to RREF when in detection mode, and the  $V_{DD}$  offset current due to the device is less than  $10\mu A.$  The DC offset due to protection diodes does not significantly affect the signature resistance measurement.

### Classification Mode (12.6V $\leq$ V<sub>DD</sub> $\leq$ 20V)

In classification mode, the devices sink Class 1/Class 2 classification currents. The PSE applies a classification voltage between 12.6V and 20V, and measures the classification currents. The devices use the external 24.9kw resistor (RSIG) and the CLASS2 pin to set the classification current at 10.5mA (Class 1) or 18.5mA (Class 2). The devices provide either Class 1 (CLASS2 = GND) or Class 2 (CLASS2 = VDRV). The PSE uses this to determine

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

the maximum power to deliver. The classification current includes current drawn by the supply current of the device so the total current drawn by the PD is within the IEEE 802.3af standard. The classification current is turned off when the device leaves classification mode.

### Power Mode (V<sub>DD</sub> ≥ V<sub>ON</sub>)

In power mode, the devices have the isolation MOSFET between  $V_{DD}$  and  $V_{CC}$  fully on. The MAX5987A has the buck regulator enabled and the LDO enabled. The MAX5986A–MAX5986C can be in either wake mode, sleep mode, or ultra-low power mode. The buck regulator is enabled when the MAX5986A–MAX5986C is in wake mode.

The devices enter power mode when  $V_{DD}$  rises above the undervoltage lockout threshold ( $V_{ON}$ ). When  $V_{DD}$  rises above  $V_{ON}$ , the device turns on the internal p-channel isolation MOSFET to connect  $V_{CC}$  to  $V_{DD}$  with inrush current limit internally set to 49mA (typ). The isolation MOSFET is fully turned on when  $V_{CC}$  is near  $V_{DD}$  and the inrush current is below the inrush limit. Once the isolation MOSFET is fully turned on, the device changes the current limit to 323mA. The buck converter turns on 123ms after the isolation MOSFET turns on fully.

### **Undervoltage Lockout**

The devices operate with up to a 60V supply voltage with a turn-on UVLO threshold (V $_{ON}$ ) at 35.4V/38.7V (typ), and a turn-off UVLO threshold (V $_{OFF}$ ) at 31.4V (typ). When the input voltage is above V $_{ON}$ , the device enters power mode and the internal isolation MOSFET is turned on. When the input voltage is below V $_{OFF}$  for more than t $_{OFF}$  DLY, the MOSFET and the buck converter are off.

### LED Driver (MAX5986A–MAX5986C)

The MAX5986A–MAX5986C drive an LED, or multiple LEDs in series, with a maximum LED voltage of 6.5V. In sleep mode and ultra-low power mode, the LED current is pulse width modulated with a duty cycle of 25% and the amplitude is set by  $R_{\overline{SL}}$ . The LED driver current amplitude is programmable from 10mA to 20mA using R  $\overline{SL}$  according to the formula:

 $I_{LED} = 646/R_{\overline{SL}} (mA)$ 

where  $R_{\overline{SL}}$  is in kw.

# Sleep and Ultra-Low Power Modes (MAX5986A–MAX5986C)

The MAX5986A–MAX5986C feature a sleep mode and an ultra-low power mode in which the internal p-channel isolation MOSFET is kept on and the buck regulator is off. In sleep mode, the LED driver output (LED) pulse width of the MAX5986B/MAX5986C modulates the LED current with a 25% duty cycle, while the MAX5986A does 100% only. The peak LED current (ILED) is set by an external resistor  $R_{\overline{\rm SL}}$ . To enable sleep mode, apply a falling edge to  $\overline{\rm SL}$  with  $\overline{\rm ULP}$  disconnected or high impedance. Sleep mode can only be entered from wake mode.

Ultra-low power mode allows the devices to reduce power consumption lower than sleep mode, while maintaining the power signature of the IEEE standard. The ultra-low power-mode enable input  $\overline{ULP}$  is internally held high with a 50kw pullup resistor to the internal 5V bias of the device. To enable ultra-low power mode, apply a falling edge to  $\overline{SL}$  with  $\overline{ULP}$  = LOW. Ultra-low power mode can only be entered from wake mode.

To exit from sleep mode or ultra-low power mode and resume normal operation, apply a falling edge on the wake-mode enable input  $(\overline{WK})$ .

### Thermal-Shutdown Protection

If the devices' die temperature reaches 151°C, an overtemperature fault is generated and the device shuts down. The die temperature must cool down below +135°C to remove the overtemperature fault condition. After a thermal shutdown condition clears, the device is reset.

#### **WAD Description**

For applications where an auxiliary power source such as a wall power adapter is used to power the PD, the devices feature wall power adapter detection.

The wall power adapter is connected from WAD to PGND. The devices detect the wall power adapter when the voltage from WAD to PGND is greater than 8.8V. When a wall power adapter is detected, the internal isolation MOSFET is turned off, classification current is disabled.

Connect the auxiliar power source to WAD, connect a diode from WAD to  $V_{DD}$ , and connect a diode from WAD to  $V_{CC}$ . See the typical application circuit in Figure 2.

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

The application circuit must ensure that the auxiliary power source can provide power to  $V_{DD}$  and  $V_{CC}$  by means of external diodes. The voltage on  $V_{DD}$  must be within the  $V_{DD}$  voltage range to allow the DC-DC to operate. To allow operation of the DC-DC converter, the  $V_{DD}$  and  $V_{CC}$  voltage must be greater than 8V on the rising edge, while on the falling edge the  $V_{DD}$  and  $V_{CC}$  may fall down to 7.3V, keeping the DC-DC converter on.

**Note:** When operating solely with a wall power adapter, the WAD voltage must be able to meet the condition  $V_{DD}$  > 8V, that likely results in WAD > 8.8V.

### **Internal Linear Regulator and Back Bias**

An internal voltage regulator provides  $V_{DRV}$  to internal circuitry. The  $V_{DRV}$  output is filtered by a 1µF capacitor connected from  $V_{DRV}$  to GND. The regulator is for internal use only and cannot be used to provide power to external circuits.  $V_{DRV}$  can be powered by either  $V_{DD}$  or  $V_{AUX}$ , depending on  $V_{AUX}$ . The internal regulator is used for both PD and buck converter operations.

 $V_{OUT}$  can be used to back bias the  $V_{DRV}$  voltage regulator if  $V_{OUT}$  is greater than 4.75V. Back biasing  $V_{DRV}$  increases device efficiency by drawing current from  $V_{OUT}$  instead of  $V_{DD}$ . If  $V_{OUT}$  is used as back bias, connect AUX directly to  $V_{OUT}$ . In this configuration, the  $V_{DRV}$  source switches from  $V_{DD}$  to  $V_{AUX}$  after the buck converter's output has reached its regulation voltage.

### Cable Discharge Event Protection (CDE)

A 70V voltage clamp is integrated to protect the internal circuits from a cable discharge event.

#### **DC-DC Buck Converter**

The DC-DC buck converter uses a PWM, peak current-mode. fixed-frequency control providing an easy-to-implement architecture without sacrificing a fast transient response. The buck converter operates in a wide input voltage range from 8V to 60V and supports up to 6.49W of input power. The devices provide a wide array of protection features including overtemperature shutdown, short-circuit protection with hiccup runaway current limit, cycle-bycycle peak current protection, and cycle-by-cycle output overvoltage protection, for enhanced performance and reliability. A frequency foldback scheme is implemented to reduce the switching frequency to half at light loads to increase the efficiency.

## IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

# Frequency Foldback Protection for High-Efficiency Light-Load Operation

The devices enter frequency foldback mode when eight consecutive inductor current zero-crossings occur. The switching frequency is 215kHz or 430kHz under loads large enough that the inductor current does not cross zero. In frequency foldback mode, the switching frequency is reduced to 107.5kHz or 215kHz to increase power conversion efficiency. The device returns to normal mode when the inductor current does not cross zero for eight consecutive switching periods. Frequency foldback mode is forced during startup until 50% of the soft-start is completed.

### **Hiccup Mode**

The devices include a hiccup protection feature. When hiccup protection is triggered, the devices turn off the high-side and turn on the low-side MOSFET until the inductor current reaches the valley current limit. The control logic waits 154ms (77ms for the MAX5986C) until attempting a new soft-start sequence. Hiccup mode is triggered if the current in the high-side MOSFET exceeds the runaway current-limit threshold, both during soft-start and during normal operating mode. Hiccup mode can also be triggered in normal operating mode in the case of an output undervoltage event. This happens if the regulated feedback voltage drops below 60% (typ).

### RESET Output (MAX5987A)

The MAX5987A features an open-drain RESET output that indicates if either the LDO or the switching regulator drop out of regulation. The RESET output goes low if either regulator drops below 92% of its regulated feedback value. RESET goes high impedance 100µs after both regulators are above 95% of their value.

### **Maintain Power Signature (MPS)**

The devices feature the MPS to comply to the IEEE 802.3af standard. They are able to maintain a minimum current (10mA) of the port to avoid the power disconnection from the PSE. The devices enter the MPS when the port current is lower than 14mA and also exit the MPS mode when the port current is geater than 40mA. The feature is enabled by connecting the MPS pin to  $V_{\mbox{\footnotesize{DRV}}}$ , or disagbled by connecting the MPS pin to GND.

RSI is required in MPS mode

## **Applications Information**

### **Operation with Wall Adapter**

For applications where an auxiliary power source, such as a wall power adapter, is used to power the PD, the devices feature wall power adapter detection. The device gives priority to the WAD supply over  $V_{DD}$  supply, and smoothly switches the power supply to WAD when it is detected. The wall power adapter is connected from WAD to PGND. The devices detect the wall power adapter when the voltage from WAD to PGND is greater than 8.8V. When a wall power adapter is detected, the internal isolation MOSFET is turned off, classification current is disabled and the device draws power from the auxiliary power source through  $V_{CC}.$  Connect the auxiliary power source to WAD, connect a diode from WAD to  $V_{CC}.$  See the typical application circuit in Figure 2.

### Adjusting LDO Output Voltage (MAX5987A)

An uncommitted LDO regulator is available to provide a supply voltage to external circuits. A preset voltage of 3.3V is set by connecting LDO\_FB directly to VDRV. For different output voltages connect a resistor divider from LDO\_OUT and LDO\_FB to GND. The total feedback resistance should be in the range of 100kω. The maximum output current is 85mA and thermal considerations must be taken to prevent triggering thermal shutdown. The LDO regulator can be powered by VOUT, a different power supply, or grounded when not used. The LDO is enabled once the buck converter has reached the regulation voltage. The LDO is disabled when the buck converter is turned off or not regulating.

### **Adjusting Buck Converter Output Voltage**

The buck converter output voltage is set by changing the feedback resistor-divider ratio. The output voltage can be set from 3.0V to 5.6V (MAX5986A/MAX5987A) or 5.4V to 14V (MAX5986B/MAX5986C). The FB voltage is regulated to 1.225V. Keep the trace from the FB pin to the center of the resistive divider short, and keep the total feedback resistance around  $100k\omega$ .

### **Inductor Selection**

Choose an inductor with the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_S \times V_{IN} \times L_{IR} \times I_{OUT(MAX)}}$$

where LIR is the ratio of the inductor ripple current to full load current at the minimum duty cycle. Choose LIR between 20% to 40% for best performance and stability. Use an inductor with the lowest possible DC resistance that fits in the allotted dimensions. Powdered iron ferrite core types are often the best choice for performance. With any core material, the core must be large enough not to saturate at the current limit of the devices.

### **VCC Input Capacitor Selection**

The input capacitor reduces the current peaks drawn from the input power supply and reduces switching noise in the IC. The total input capacitance must be equal or greater than the value given by the following equation to keep the input-ripple voltage within specification and minimize the high-frequency ripple current being fed back to the input source:

$$C_{IN\_MIN} = \frac{D \times T_S \times I_{OUT}}{V_{IN-RIPPLE}}$$

where  $V_{IN\text{-}RIPPLE}$  is the maximum allowed input ripple voltage across the input capacitors and is recommended to be less than 2% of the minimum input voltage. D is the duty cycle ( $V_{OUT}/V_{IN}$ ) and  $T_S$  is the switching period (1/  $f_S$ ).

The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source, but are instead shunted through the input capacitor. The input capacitor must meet the ripple current requirement imposed by the switching currents. The RMS input ripple current is given by:

$$I_{RIPPLE} = I_{LOAD} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

where IRIPPI F is the input RMS ripple current.

### **Output Capacitor Selection**

The key selection parameters for the output capacitor are capacitance, ESR, ESL, and voltage-rating requirements.

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter. The output ripple occurs due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL. Estimate the output-voltage ripple due to the output capacitance, ESR, and ESL:

 $V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)} + V_{RIPPLE(ESL)}$  where the output ripple due to output capacitance, ESR, and ESL is:

$$\begin{split} & V_{RIPPLE(C)} = \frac{I_{P\_P}}{8 \times C_{OUT} \times f_S} \\ & V_{RIPPLE(ESR)} = I_{P\_P} \times ESR \\ & V_{RIPPLE(ESL)} = \frac{I_{P\_P}}{t_{ON}} \times ESL \\ & \text{or} \\ & V_{RIPPLE(ESL)} = \frac{I_{P\_P}}{t_{OFE}} \times ESL \end{split}$$

or whichever is larger. The peak-to-peak inductor current  $(I_{P-P})$ 

$$I_{P-P} = \frac{V_{IN} - V_{OUT}}{f_{S} \times L} \times \frac{V_{OUT}}{V_{IN}}$$

Use these equations for initial output capacitor selection. Determine final values by testing a prototype or an evaluation circuit. A smaller ripple current results in less output-voltage ripple. Since the inductor ripple current is a factor of the inductor value, the output-voltage ripple decreases with larger inductance. Use ceramic capacitors for low ESR and low ESL at the switching frequency of the converter. The ripple voltage due to ESL is negligible when using ceramic capacitors.

Load-transient response depends on the selected output capacitance. During a load transient, the output instantly changes by ESR x I<sub>LOAD</sub>. Before the controller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time, the controller responds by regulating the output voltage back to its predetermined value. The controller response time depends on the closed-loop bandwidth. A higher bandwidth yields a faster response time, preventing the output from deviating further from its regulating value.

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

**Table 1. Design Selection Table** 

OUTPUT	C	ÌN	C <sub>OUT</sub>		01.400
	CERAMIC	ELECTROLYTIC	CERAMIC	L	CLASS
3.3V 2.2µF/100V		10µF/63V	3x22µF/6.3V	33µH/1.4A	1
5V	2.2µF/100V	10µF/63V	3x22µF/6.3V	47µH/1.6A	1 or 2
12V	2.2µF/100V	10µF/63V	2x10µF/16V	220µ/0.8A*	1 or 2

<sup>\*100</sup>µH/0.8A is recommended for with the MAX5986C.

### **PCB Layout**

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX5986A EV kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

- 1) Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane.
- Place capacitors on V<sub>DD</sub>, V<sub>CC</sub>, AUX, V<sub>DRV</sub> as close as possible to the IC and its corresponding pin using direct traces. Keep power ground plane (connected to PGND) and signal ground plane (connected to GND) separate.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.

- Connect V<sub>DD</sub>, V<sub>CC</sub>, and PGND separately to a large copper area to help cool the IC to further improve efficiency and long-term reliability.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close as possible to the IC.
- 6) Route high-speed switching nodes, such as LX, away from sensitive analog areas (FB).
- 7) Place enough vias in the pad for the EP of the MAX5986A–MAX5986C/MAX5987A so that heat generated inside can be effectively dissipated by the PCB copper. The recommended spacing for the vias is 1mm to 1.2mm pitch. The thermal vias should be plated (1oz copper) and have a small barrel diameter (0.3mm to 0.33mm).

## **Typical Application Circuits**




Figure 3. MAX5986A 5V Output with Back Bias

# **Typical Application Circuits (continued)**




Figure 4. MAX5986B/MAX5986C 12V Output with Back Bias

## **Typical Application Circuits (continued)**





Figure 5. MAX5987A 5V Buck Regulator Output and 3.3V LDO Output

## **Functional Diagram**



# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Ordering Information**

PART	PIN-PACKAGE	SLEEP/ULP MODE	LED CURRENT DUTY CYCLE	LDO	UVLO (V)	RESET	f <sub>SW</sub> (kHz)
MAX5986AETE+	16 TQFN-EP*	Yes	100%	No	35.7	No	215
MAX5986BETE+	16 TQFN-EP*	Yes	25%	No	35.7	No	215
MAX5986CETE+	16 TQFN-EP*	Yes	25%	No	35.7	No	430
MAX5987AETE+	16 TQFN-EP*	No	n/a	Yes	38.7	Yes	215

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Chip Information**

PROCESS: BICMOS

## **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 TQFN-EP	T1655-4	21-0140	90-0121

<sup>\*</sup>EP = Exposed pad.

# IEEE 802.3af-Compliant, High-Efficiency, Class 1/Class 2, PDs with Integrated DC-DC Converter

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/12	Initial release	_
1	12/12	Added MAX5986B and MPS and CLASS2 features	1–20
2	4/13	Corrected error in <i>Pin Configurations</i> and replaced TOC12	10, 11
3	1/14	Added MAX5986C	1–23
4	12/14	Changed f <sub>SW</sub> of MAX5986A to 215kHz and changed LED current of MAX5986A	1–23
5	1/15	Updated Benefits and Features section	1
6	11/16	Updated Electrical Characteristics table	5
7	11/18	Updated Maintain Power Signature (MPS)	15

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.