### **ABSOLUTE MAXIMUM RATINGS**

AV <sub>DD</sub> to DV <sub>DD</sub> ±6V
AGND to DGND±0.3V
AV <sub>DD</sub> to AGND, DGND0.3V to +6V
DV <sub>DD</sub> to AGND, DGND0.3V to +6V
FB_, OUT_,
REF to AGND0.3V to the lower of (AVDD + 0.3V) or +6V
SCLK, DIN, $\overline{\text{CS}}$ , PU,
$\overline{\text{DSP}}$ to DGND0.3V to the lower of (DV <sub>DD</sub> + 0.3V) or +6V
UPIO1, UPIO2
to DGND0.3V to the lower of (DVDD + 0.3V) or +6V

Maximum Current into Any Pin	±50mA
Continuous Power Dissipation ( $T_A = +7$	
24-Pin TSSOP (derate 13.9mW/°C ab	ove +70°C)1111mW
28-Pin TSSOP (derate 14mW/°C abo	ve +70°C)1117mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(AV_{DD}=2.7V\ to\ 5.25V,\ DV_{DD}=1.8V\ to\ AV_{DD},\ V_{AGND}=0V,\ V_{DGND}=0V,\ V_{REF}=2.5V\ (for\ AV_{DD}=2.7V\ to\ 5.25V),\ V_{REF}=4.096V\ (for\ AV_{DD}=4.5V\ to\ 5.25V),\ R_L=10k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	
STATIC ACCURACY								
		MAX5590/MAX559	12					
Resolution	N	MAX5592/MAX559	3	10			Bits	
		MAX5594/MAX559	5	8				
		V <sub>REF</sub> = 2.5V at	MAX5590A/MAX5591A (12-bit)			±1		
Integral Nonlinearity	INL	$AV_{DD} = 2.7V$ and	MAX5590B/MAX5591B (12-bit)		±2	±4	LSB	
	IINL	$V_{REF} = 4.096V$ at $AV_{DD} = 5.25V$ (Note 2)	MAX5592/MAX5593 (10-bit)		±0.5	±1	LSB	
			MAX5594/MAX5595 (8-bit)		±0.125	±0.5		
Differential Nonlinearity	DNL	Guaranteed monot	onic (Note 2)			±1	LSB	
		MAX5590A/MAX559			±5			
Offset Error	Vos	MAX5590B/MAX559		±5	±25	mV		
Offset Effor		MAX5592/MAX559		±5	±25			
		MAX5594/MAX559	5 (8-bit), decimal code = 3		±5	±25	]	
Offset-Error Drift					5		ppm of FS/°C	
			MAX5590A/MAX5591A (12-bit)			±4		
Coin Fran	٥٦	Full apple putput	MAX5590B/MAX5590B (12-bit)		±20	±40	1.00	
Gain Error	GE	Full-scale output	MAX5592/MAX5593 (10-bit)		±5	±10	LSB	
			MAX5594/MAX5595 (8-bit)		±2	±3		
Gain-Error Drift					1		ppm of FS/°C	

. \_\_\_\_\_\_NIXI/N

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD}=2.7V\ to\ 5.25V,\ DV_{DD}=1.8V\ to\ AV_{DD},\ V_{AGND}=0V,\ V_{DGND}=0V,\ V_{REF}=2.5V\ (for\ AV_{DD}=2.7V\ to\ 5.25V),\ V_{REF}=4.096V\ (for\ AV_{DD}=4.5V\ to\ 5.25V),\ R_L=10k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS	
Power-Supply Rejection Ratio	PSRR	Full-scale output, AVDD =	= 2.7V to 5.25V		200		μV/V	
REFERENCE INPUT								
Reference Input Range	V <sub>REF</sub>			0.25		$AV_{DD}$	V	
Reference Input Resistance	R <sub>REF</sub>	Normal operation (no coo	de dependence)	145	200		kΩ	
Reference Leakage Current		Shutdown mode			0.5	1	μΑ	
DAC OUTPUT CHARACT	TERISTICS							
		SLOW mode, full scale	Unity gain		85			
Output Valtage Naise		SLOW mode, ruii scale	Force sense		67		\/=	
Output Voltage Noise		EACT made full socia	Unity gain		140		μV <sub>RMS</sub>	
		FAST mode, full scale	Force sense		110			
Output Voltage Range		Unity-gain output		0		$AV_{DD}$	V	
(Note 3)		Force-sense output		0		AV <sub>DD</sub> / 2	V	
DC Output Impedance					38		Ω	
Chart Circuit Current		AV <sub>DD</sub> = 5V, OUT_ to AGN	ND, full scale, FAST mode		57		т Л	
Short-Circuit Current		AV <sub>DD</sub> = 3V, OUT_ to AGN	ND, full scale, FAST mode		45		mA	
Power-Up Time		From V <sub>DD</sub> applied until in	terface is functional		30	60	μs	
Wake-Up Time		Coming out of shutdown,	outputs settled		40		μs	
Output OUT_ and FB_ Open-Circuit Leakage Current		Programmed in shutdowr outputs only	n mode, force-sense		0.01		μΑ	
DIGITAL OUTPUTS (UPI	O_)	1					I.	
Output High Voltage	V <sub>OH</sub>	ISOURCE = 2mA		DV <sub>DD</sub> - 0.5			V	
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V	
DIGITAL INPUTS (SCLK	, CS, DIN, DS			•			<u> </u>	
		DV <sub>DD</sub> ≥ 2.7V		2.4				
Input High Voltage	VIH	DV <sub>DD</sub> < 2.7V		0.7 x DV <sub>DD</sub>			V	
		DV <sub>DD</sub> > 3.6V				0.8		
Input Low Voltage	VIL	2.7V ≤ DV <sub>DD</sub> ≤ 3.6V				0.6	V	
-		DV <sub>DD</sub> < 2.7V				0.2		
Input Leakage Current	I <sub>IN</sub>				±0.1	±1	μΑ	
Input Capacitance	C <sub>IN</sub>				10		рF	



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD}=2.7V\ to\ 5.25V,\ DV_{DD}=1.8V\ to\ AV_{DD},\ V_{AGND}=0V,\ V_{DGND}=0V,\ V_{REF}=2.5V\ (for\ AV_{DD}=2.7V\ to\ 5.25V),\ V_{REF}=4.096V\ (for\ AV_{DD}=4.5V\ to\ 5.25V),\ R_L=10k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
PU INPUT							
Input High Voltage	V <sub>IH-PU</sub>			DV <sub>DD</sub> - 200mV			٧
Input Low Voltage	V <sub>IL-PU</sub>					200	mV
Input Leakage Current	I <sub>IN-PU</sub>	PU still cor a tri-state b	nsidered unconnected when connected to ous			±200	nA
DYNAMIC PERFORMAN	CE						
Voltage-Output Slew	SR	FAST mod	e		3.6		V/µs
Rate	OH	SLOW mod	de		1.6		ν/μδ
			MAX5590/MAX5591 from code 322 to code 4095 to 1/2 LSB		2	3	
		FAST mode	MAX5592/MAX5593 from code 10 to code 1023 to 1/2 LSB		1.5	3	
Voltage-Output Settling			MAX5594/MAX5595 from code 3 to code 255 to 1/2 LSB		1	2	
Time (Note 5)			MAX5590/MAX5591 from code 322 to code 4095 to 1/2 LSB		3	6	μs
		SLOW mode	MAX5592/MAX5593 from code 10 to code 1023 1/2 LSB		2.5	6	
			MAX5594/MAX5595 from code 3 to code 255 to 1/2 LSB		2	4	
FB_ Input Voltage				0		V <sub>REF</sub> / 2	V
FB_ Input Current						0.1	μΑ
Reference -3dB		Unity gain			200		kHz
Bandwidth (Note 6)		Force sens	se		150		KI IZ
Digital Feedthrough			D, code = zero scale, any digital input DVDD and DVDD to 0, f = 100kHz		0.1		nV-s
Digital-to-Analog Glitch Impulse		Major carry	y transition		2		nV-s
DAC-to-DAC Crosstalk		(Note 4)			15		nV-s

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD}=2.7V\ to\ 5.25V,\ DV_{DD}=1.8V\ to\ AV_{DD},\ V_{AGND}=0V,\ V_{DGND}=0V,\ V_{REF}=2.5V\ (for\ AV_{DD}=2.7V\ to\ 5.25V),\ V_{REF}=4.096V\ (for\ AV_{DD}=4.5V\ to\ 5.25V),\ R_L=10k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS				
POWER REQUIREMENTS											
Analog Supply Voltage Range	AV <sub>DD</sub>			2.70		5.25	V				
Digital Supply Voltage Range	DV <sub>DD</sub>			1.8		$AV_{DD}$	V				
		SLOW mode, all digital inputs	Unity gain		1.5	3.2					
Operating Supply	I <sub>AVDD</sub> + I <sub>DVDD</sub>	at DGND or DV <sub>DD</sub> , no load, $V_{REF} = 4.096V$	Force sense		2.4	4.8					
Current		FAST mode, all digital inputs	Unity gain		2.5	8	mA				
		at DGND or DV <sub>DD</sub> , no load, V <sub>REF</sub> = 4.096V	Force sense		3.4	8					
Shutdown Supply Current	IAVDD(SHDN) + IDVDD(SHDN)	No clocks, all digital inputs at I DACs in shutdown mode		0.5	1	μА					

- Note 1: For the force-sense versions, FB\_ is connected to its respective OUT\_. VOUT (max) = VREF / 2, unless otherwise noted.
- Note 2: Linearity guaranteed from decimal code 40 to code 4095 for the MAX5590B/MAX5591B (12-bit, B-grade), code 10 to code 1023 for the MAX5592/MAX5593 (10-bit), and code 3 to code 255 for the MAX5594/MAX5595 (8-bit).
- Note 3: Represents the functional range. The linearity is guaranteed at VREF = 2.5V (for AVDD from 2.7V to 5.25V), and VREF = 4.096V (for AVDD = 4.5V to 5.25V). See the *Typical Operating Characteristics* section for linearity at other voltages.
- Note 4: DC crosstalk is measured as follows: outputs of DACA–DACH are set to full scale and the output of DACH is measured. While keeping DACH unchanged, the outputs of DACA–DACG are transitioned to zero scale and the ΔVOUT of DACH is measured.
- Note 5: Guaranteed by design.
- Note 6: The reference -3dB bandwidth is measured with a 0.1VP-P sine wave on VRFF and with full-scale input code.

### TIMING CHARACTERISTICS—DSP Mode Disabled (3V, 3.3V, 5V Logic) (Figure 1)

(DV<sub>DD</sub> = 2.7V to 5.25V,  $V_{AGND}$  = 0V,  $V_{DGND}$  = 0V,  $T_{A}$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fsclk	2.7V < DV <sub>DD</sub> < 5.25V			20	MHz
SCLK Pulse-Width High	tсн	(Note 7)	20			ns
SCLK Pulse-Width Low	tCL	(Note 7)	20			ns
CS Fall to SCLK Rise Setup Time	tcss		10			ns
SCLK Rise to CS Rise Hold Time	tcsh		5			ns
SCLK Rise to CS Fall Setup	tcso		10			ns
DIN to SCLK Rise Setup Time	tDS		12			ns
DIN to SCLK Rise Hold Time	tDH		5			ns
SCLK Rise to DOUTDC1 Valid Propagation Delay	t <sub>DO1</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC1 mode			30	ns
SCLK Fall to DOUT_ Valid Propagation Delay	t <sub>DO2</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC0 or DOUTRB mode			30	ns
CS Rise to SCLK Rise Hold Time	tCS1	MICROWIRE and SPI modes 0 and 3	10			ns
CS Pulse-Width High	tcsw		45			ns
UPIO_ TIMING CHARACTERISTIC	cs					
DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes	tDOZ	C <sub>L</sub> = 20pF, from end of write cycle to UPIO_ in high impedance			100	ns
DOUTRB Tri-State Time from $\overline{\text{CS}}$ Rise	tDRBZ	$C_L$ = 20pF, from rising edge of $\overline{CS}$ to UPIO_ in high impedance			20	ns
DOUTRB Tri-State Enable Time from 8th SCLK Rise	tZEN	C <sub>L</sub> = 20pF, from 8th rising edge of SCLK to UPIO_ driven out of tri-state	0			ns
LDAC Pulse-Width Low	t <sub>LDL</sub>	Figure 5	20			ns
LDAC Effective Delay	t <sub>LDS</sub>	Figure 6	100			ns
CLR, MID, SET Pulse-Width Low	tcms	Figure 5	20			ns
GPO Output Settling Time	tgp	Figure 6			100	ns
GPO Output High-Impedance Time	tGPZ				100	ns

\_\_\_\_\_\_\_MIXIM

### TIMING CHARACTERISTICS—DSP Mode Disabled (1.8V Logic) (Figure 1)

(DV<sub>DD</sub> = 1.8V to 5.25V, V<sub>AGND</sub> = 0V, V<sub>DGND</sub> = 0V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fsclk	1.8V < DV <sub>DD</sub> < 5.25V			10	MHz
SCLK Pulse-Width High	tch	(Note 7)	40			ns
SCLK Pulse-Width Low	tCL	(Note 7)	40			ns
CS Fall to SCLK Rise Setup Time	tcss		20			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
SCLK Rise to CS Fall Setup	tCS0		10			ns
DIN to SCLK Rise Setup Time	tDS		20			ns
DIN to SCLK Rise Hold Time	t <sub>DH</sub>		5			ns
SCLK Rise to DOUTDC1 Valid Propagation Delay	t <sub>DO1</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC1 mode			60	ns
SCLK Fall to DOUT_ Valid Propagation Delay	t <sub>DO2</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC0 or DOUTRB mode			60	ns
CS Rise to SCLK Rise Hold Time	tCS1	MICROWIRE and SPI modes 0 and 3	20			ns
CS Pulse-Width High	tcsw		90			ns
UPIO_ TIMING CHARACTERISTIC	cs					
DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes	tDOZ	C <sub>L</sub> = 20pF, from end of write cycle to UPIO_ in high impedance			200	ns
DOUTRB Tri-State Time from $\overline{\text{CS}}$ Rise	tDRBZ	$C_L = 20$ pF, from rising edge of $\overline{CS}$ to UPIO_ in high impedance			40	ns
DOUTRB Tri-State Enable Time from 8th SCLK Rise	tZEN	C <sub>L</sub> = 20pF, from 8th rising edge of SCLK to UPIO_ driven out of tri-state	0			ns
LDAC Pulse-Width Low	t <sub>LDL</sub>	Figure 5	40			ns
LDAC Effective Delay	t <sub>LDS</sub>	Figure 6	200			ns
CLR, MID, SET Pulse-Width Low	tcms	Figure 5	40			ns
GPO Output Settling Time	tGP	Figure 6			200	ns
GPO Output High-Impedance Time	tGPZ				200	ns

### TIMING CHARACTERISTICS—DSP Mode Enabled (3V, 3.3V, 5V Logic) (Figure 2)

(DV<sub>DD</sub> = 2.7V to 5.25V,  $V_{AGND}$  = 0V,  $V_{DGND}$  = 0V,  $T_{A}$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fsclk	2.7V < DV <sub>DD</sub> < 5.25V			20	MHz
SCLK Pulse-Width High	tсн	(Note 7)	20			ns
SCLK Pulse-Width Low	tCL	(Note 7)	20			ns
CS Fall to SCLK Fall Setup Time	tcss		10			ns
DSP Fall to SCLK Fall Setup Time	toss		10			ns
SCLK Fall to CS Rise Hold Time	tcsh		5			ns
SCLK Fall to CS Fall Delay	tcso		10			ns
SCLK Fall to DSP Fall Delay	t <sub>DS0</sub>		10			ns
DIN to SCLK Fall Setup Time	tDS		12			ns
DIN to SCLK Fall Hold Time	tDH		5			ns
SCLK Rise to DOUT_ Valid Propagation Delay	t <sub>DO1</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC1 or DOUTRB mode			30	ns
SCLK Fall to DOUT_ Valid Propagation Delay	t <sub>DO2</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC0 mode			30	ns
CS Rise to SCLK Fall Hold Time	tCS1	MICROWIRE and SPI modes 0 and 3	10			ns
CS Pulse-Width High	tcsw		45			ns
DSP Pulse-Width High	tDSW		20			ns
DSP Pulse-Width Low	tDSPWL	(Note 8)	20			ns
UPIO_ TIMING CHARACTERISTIC	cs					
DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes	tDOZ	C <sub>L</sub> = 20pF, from end of write cycle to UPIO_ in high impedance			100	ns
DOUTRB Tri-State Time from $\overline{\text{CS}}$ Rise	tDRBZ	C <sub>L</sub> = 20pF, from rising edge of $\overline{\text{CS}}$ to UPIO_ in high impedance			20	ns
DOUTRB Tri-State Enable Time from 8th SCLK Fall	tZEN	C <sub>L</sub> = 20pF, from 8th falling edge of SCLK to UPIO_ driven out of tri-state	0			ns
LDAC Pulse-Width Low	t <sub>LDL</sub>	Figure 5	20			ns
LDAC Effective Delay	tLDS	Figure 6	100	·		ns
CLR, MID, SET Pulse-Width Low	tcms	Figure 5	20			ns
GPO Output Settling Time	tgp	Figure 6			100	ns
GPO Output High-Impedance Time	tGPZ				100	ns

\_\_\_\_\_\_\_MIXIM

### TIMING CHARACTERISTICS—DSP Mode Enabled (1.8V Logic) (Figure 2)

(DV<sub>DD</sub> = 1.8V to 5.25V, V<sub>AGND</sub> = 0V, V<sub>DGND</sub> = 0V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fsclk	1.8V < DV <sub>DD</sub> < 5.25V			10	MHz
SCLK Pulse-Width High	tсн	(Note 7)	40			ns
SCLK Pulse-Width Low	tCL	(Note 7)	40			ns
CS Fall to SCLK Fall Setup Time	tcss		20			ns
DSP Fall to SCLK Fall Setup Time	toss		20			ns
SCLK Fall to CS Rise Hold Time	tcsh		0			ns
SCLK Fall to CS Fall Delay	tcso		10			ns
SCLK Fall to DSP Fall Delay	t <sub>DS0</sub>		15			ns
DIN to SCLK Fall Setup Time	tDS		20			ns
DIN to SCLK Fall Hold Time	tDH		5			ns
SCLK Rise to DOUT_ Valid Propagation Delay	t <sub>DO1</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC1 or DOUTRB mode			60	ns
SCLK Fall to DOUT_ Valid Propagation Delay	t <sub>DO2</sub>	C <sub>L</sub> = 20pF, UPIO_ = DOUTDC0 mode			60	ns
CS Rise to SCLK Fall Hold Time	t <sub>CS1</sub>	MICROWIRE and SPI modes 0 and 3	20			ns
CS Pulse-Width High	tcsw		90			ns
DSP Pulse-Width High	tDSW		40			ns
DSP Pulse-Width Low	tDSPWL	(Note 8)	40			ns
UPIO_ TIMING CHARACTERISTIC	cs					
DOUT Tri-State Time when Exiting DOUTDC0, DOUTDC1, and UPIO Modes	tDOZ	C <sub>L</sub> = 20pF, from end of write cycle to UPIO_ in high impedance			200	ns
DOUTRB Tri-State Time from $\overline{\text{CS}}$ Rise	tDRBZ	$C_L = 20$ pF, from rising edge of $\overline{CS}$ to UPIO_ in high impedance			40	ns
DOUTRB Tri-State Enable Time from 8th SCLK Fall	t <sub>ZEN</sub>	$C_L$ = 20pF, from 8th falling edge of SCLK to UPIO_ driven out of tri-state	0			ns
LDAC Pulse-Width Low	t <sub>LDL</sub>	Figure 5	40			ns
LDAC Effective Delay	tLDS	Figure 6	200			ns
CLR, MID, SET Pulse-Width Low	tcms	Figure 5	40			ns
GPO Output Settling Time	tgp	Figure 6			200	ns
GPO Output High-Impedance Time	tGPZ				200	ns


Note 7: In some daisy-chain modes, data is required to be clocked in on one clock edge and the shifted data clocked out on the following edge. In the case of a 1/2 clock-period delay, it is necessary to increase the minimum high/low clock times to 25ns (2.7V) or 50ns (1.8V).

Note 8: The falling edge of  $\overline{DSP}$  starts a DSP-type bus cycle, provided that  $\overline{CS}$  is also active low to select the device.  $\overline{DSP}$  active low and  $\overline{CS}$  active low must overlap by a minimum of 10ns (2.7V) or 20ns (1.8V).  $\overline{CS}$  can be permanently low in this mode of operation.




### Typical Operating Characteristics

 $(AV_{DD} = DV_{DD} = 5V, V_{REF} = 4.096V, R_L = 10k\Omega, C_L = 100pF, speed mode = FAST, PU = unconnected, T_A = +25°C, unless otherwise noted.)$ 




### Typical Operating Characteristics (continued)


 $(AV_{DD} = DV_{DD} = 5V, V_{REF} = 4.096V, R_L = 10k\Omega, C_L = 100pF, speed mode = FAST, PU = unconnected, T_A = +25°C, unless otherwise noted.)$ 





### Typical Operating Characteristics (continued)


 $(AV_{DD} = DV_{DD} = 5V, V_{REF} = 4.096V, R_L = 10k\Omega, C_L = 100pF, speed mode = FAST, PU = unconnected, T_A = +25°C, unless otherwise noted.)$ 
























### **Pin Description**


Р	IN		
MAX5590 MAX5592 MAX5594	MAX5591 MAX5593 MAX5595	NAME	FUNCTION
1	1	AV <sub>DD</sub>	Analog Supply
2	2	AGND	Analog Ground
3	3	OUTA	DACA Output
4, 8, 17, 21	_	N.C.	No Connection. Not internally connected.
5	6	OUTB	DACB Output
6	7	OUTC	DACC Output
7	10	OUTD	DACD Output
9	11	CS	Active-Low Chip-Select Input
10	12	SCLK	Serial Clock Input
11	13	DIN	Serial Data Input
12	14	DSP	Clock Enable. Connect $\overline{\text{DSP}}$ to DV <sub>DD</sub> at power-up to transfer data on the rising edge of SCLK. Connect $\overline{\text{DSP}}$ to GND to transfer data on the falling edge of SCLK. Connect $\overline{\text{DSP}}$ to DGND at power-up to transfer data on the falling edge of SCLK.
13	15	$DV_DD$	Digital Supply
14	16	DGND	Digital Ground
15	17	UPIO1	User-Programmable Input/Output 1
16	18	UPIO2	User-Programmable Input/Output 2
18	19	OUTE	DACE Output
19	22	OUTF	DACF Output
20	23	OUTG	DACG Output
22	26	OUTH	DACH Output
23	27	PU	Power-Up State Select Input. Connect PU to DV <sub>DD</sub> to set OUTA-OUTH to full scale upon power-up. Connect PU to DGND to set OUTA-OUTH to zero upon power-up. Leave PU unconnected at power-up to set OUTA-OUTH to midscale.
24	28	REF	Reference Input
_	4	FBA	Feedback for DACA
_	5	FBB	Feedback for DACB
_	8	FBC	Feedback for DACC
_	9	FBD	Feedback for DACD
_	20	FBE	Feedback for DACE
_	21	FBF	Feedback for DACF
_	24	FBG	Feedback for DACG
_	25	FBH	Feedback for DACH



### **Functional Diagrams**



Functional Diagrams (continued)



### **Detailed Description**

The MAX5590–MAX5595 octal, 12/10/8-bit, voltage-output DACs offer buffered outputs and a 3µs maximum settling time at the 12-bit level. The DACs operate from a single 2.7V to 5.25V analog supply and a separate 1.8V to AVDD digital supply. The MAX5590–MAX5595 include an input register and DAC register for each channel and a 16-bit data-in/data-out shift register. The 3-wire serial interface is compatible with SPI, QSPI, MICROWIRE, and DSP applications. The MAX5590– MAX5595 provide two user-programmable digital I/O ports, which are programmed through the serial interface. The externally selectable power-up states of the DAC outputs are either zero scale, midscale, or full scale.

### Reference Input

The reference input, REF, accepts both AC and DC values with a voltage range extending from analog ground (AGND) to AV<sub>DD</sub>. The voltage at REF sets the full-scale output of the DACs. Determine the output voltage using the following equations:

Unity-gain versions:

 $VOUT = (VREF \times CODE) / 2^N$ 

Force-sense versions (FB\_ connected to OUT\_):

 $VOUT = 0.5 \times (VREF \times CODE) / 2^N$ 

where CODE is the numeric value of the DAC's binary input code and N is the bits of resolution. For the MAX5590/MAX5591, N = 12 and CODE ranges from 0 to 4095. For the MAX5592/MAX5593, N = 10 and CODE ranges from 0 to 1023. For the MAX5594/MAX5595, N = 8 and CODE ranges from 0 to 255.

### **Output Buffers**

The DACA and DACH output-buffer amplifiers of the MAX5590–MAX5595 are unity-gain stable with rail-to-rail output voltage swings and a typical slew rate of 3.6V/µs (FAST mode). The MAX5590/MAX5592/MAX5594 provide unity-gain outputs, while the MAX5591/MAX5593/MAX5595 provide force-sense outputs. For the MAX5591/MAX5593/MAX5595, access to the output amplifier's inverting input provides flexibility in output gain setting and signal conditioning (see the Applications Information section).

The MAX5590–MAX5595 offer FAST and SLOW settling-time modes. In the SLOW mode, the settling time is 6µs (max), and the supply current is 3.2mA (max). In the FAST mode, the settling time is 3µs (max), and the supply current is 8mA (max). See the *Digital Interface* section for settling-time mode programming details.

Use the serial interface to set the shutdown output impedance of the amplifiers to  $1k\Omega$  or  $100k\Omega$  for the MAX5590/MAX5592/MAX5594 and  $1k\Omega$  or high impedance for the MAX5591/MAX5593/MAX5595. The DAC outputs can drive a  $10k\Omega$  (typ) load and are stable with up to 500pF (typ) of capacitive load.

### **Power-On Reset**

At power-up, all DAC outputs power up to full scale, midscale, or zero scale, depending on the configuration of the PU input. Connect PU to DVDD to set OUT\_ to full scale upon power-up. Connect PU to digital ground (DGND) at power-up to set OUT\_ to zero scale. Leave PU unconnected to set OUT\_ to midscale.

### \_Digital Interface

The MAX5590–MAX5595 use a 3-wire serial interface that is compatible with SPI, QSPI, MICROWIRE, and DSP protocol applications (Figures 1 and 2). Connect  $\overline{\text{DSP}}$  to DVDD before power-up to clock data in on the rising edge of SCLK. Connect  $\overline{\text{DSP}}$  to DGND before power-up to clock data in on the falling edge of SCLK. After power-up, the device enters DSP frame-sync mode on the first rising edge of  $\overline{\text{DSP}}$ . Refer to the *MAX5590–MAX5595 Programmer's Handbook* for details.

The MAX5590–MAX5595 include a 16-bit input shift register. The data is loaded into the input shift register through the serial interface. The 16 bits can be sent in two serial 8-bit packets or one 16-bit word ( $\overline{CS}$  must remain low until all 16 bits are transferred). The data is loaded MSB first. For the MAX5590/MAX5591, the 16 bits consist of 4 control bits (C3–C0) and 12 data bits (D11–D0) (see Table 1). For the 10-bit MAX5592/MAX5593 devices, D11–D2 are the data bits and D1 and D0 are sub-bits. For the 8-bit MAX5594/MAX5595 devices, D11–D4 are the data bits and D3–D0 are sub-bits. Set all sub-bits to zero for optimum performance.

Each DAC channel includes two registers: an input register and the DAC register. At power-up, the DAC output is set according to the state of PU. The DACs are double-buffered, which allows any of the following for each channel:

- Loading the input register without updating the DAC register
- Updating the DAC register from the input register
- Updating the input and DAC registers simultaneously

**Table 1. Serial Write Data Format** 

MSB						16	BITS O	SERIA	L DATA						LSB
С	ONTR	OL BIT	S						DATA	BITS					
СЗ	C2	C1	C0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
			SCLK			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		t <sub>CH</sub>						_	
			DIN		tcso l	C3	¬∷ /−	C2	C1	·	D0 → t <sub>CSH</sub> →	<b>&gt;</b> 1		_	
			CS		-tcsw	<sup>t</sup> css <b>→</b>				)		t <sub>CS1</sub>		-	
		DO	OUTDC1*				→ t <sub>D02</sub>	t <sub>DO1</sub>	DOUT VALIE			\		-	
			OOUTDCO OR OOUTRB*				ID02	DOUT VA	ALID \( \sqrt{\sq}}}}}}\sqrt{\sq}}}}}}}}}}\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sq}}}}}}}}\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sq}}}}}}\sqit{\sqrt{\sq}\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sq}}}}}}}}\signt{\sqrt{\sqrt{\sq}}}	)				_	

\*UPIO1/UPIO2 CONFIGURED AS DOUTDC\_ (DAISY-CHAIN DATA OUTPUT, MODE 0 OR 1) OR DOUTRB (READ-BACK DATA OUTPUT). SEE THE *DATA OUTPUT (DOUTRB, DOUTDC0, DOUTDC1)* SECTION FOR DETAILS.

Figure 1. Serial-Interface Timing Diagram (DSP Mode Disabled)




Figure 2. Serial-Interface Timing Diagram (DSP Mode Enabled)

**/**///**/**/// \_\_\_\_\_\_ 17

### **Serial-Interface Programming Commands**

Tables 2a, 2b, and 2c provide all of the serial-interface programming commands for the MAX5590–MAX5595. Table 2a shows the basic DAC programming commands, Table 2b gives the advanced-feature programming commands, and Table 2c provides the 24-bit read commands. Figures 3 and 4 provide the serial-interface diagrams for read and write operations.

### **Loading Input and DAC Registers**

The MAX5590–MAX5595 contain a 16-bit shift register that is followed by a 12-bit input register and a 12-bit DAC register for each channel (see the *Functional Diagrams*). Tables 3, 4, and 5 highlight a few of the commands that handle the loading of the input and DAC registers. See Table 2a for all DAC programming commands.




Figure 3. MICROWIRE and SPI Single DAC Writes (CPOL = 0, CPHA = 0 or CPOL = 1, CPHA = 1)




Figure 4. DSP and SPI Single DAC Writes (CPOL = 0, CPHA = 1 or CPOL = 1, CPHA = 0)

# Table 2a. DAC Programming Commands

į	ၓ	CONTROL BITS	JL BI	13						DATA BITS	BITS						
DAIA	C3	C2	C1	CO	D11	D10	D3	D8	D7	D6	D2	D4	D3	D2	10	D0	FONCTION
<b>IPUT</b>	REGI	INPUT REGISTERS (A-H)	S (A-	Ŧ										i	•		
DIN	0	0	0	0	D11	D10	60	D8	20	90	D5	D4	D3/0	D2/0 II	D1/0	0/00	Load input register A from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
ZIO	0	0	0	-	D11	D10	60	D8	70	90	D5	D4	D3/0	D2/0 I	D1/0	0/00	Load input register B from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
DIN	0	0	-	0	D11	D10	60	D8	20	90	D5	D4	D3/0	D2/0 II	D1/0	D0/0	Load input register C from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
DIN	0	0	-	-	D11	D10	60	D8	70	90	D5	D4	D3/0	D2/0	D1/0	D0/0	Load input register D from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
DIN	0	-	0	0	D11	D10	60	D8	70	90	D5	D4	D3/0	D2/0	D1/0	D0/0	Load input register E from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
DIN	0	-	0	-	D11	D10	60	D8	70	90	D5	D4	D3/0	D2/0	D1/0	D0/0	Load input register F from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
DIN	0	-	1	0	D11	D10	60	D8	70	90	D5	D4	D3/0	D2/0 II	D1/0	D0/0	Load input register G from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
NIO	0	<del>-</del>	<del></del>	<del></del>	D11	D10	60	D8	D7	90	D5	D4	D3/0	D2/0	D1/0	D0/0	Load input register H from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
;		0					(	(									

Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

\*For the MAX5592/MAX5594 (10-bit version), D11–D2 are the significant bits and D1 and D0 are sub-bits. For the MAX5594/MAX5595 (8-bit version), D11–D4 are the significant bits and D3–D0 are sub-bits. Set all sub-bits to zero during the write commands.

ommands
Programming C
vanced-Feature
Table 2b. Advar

F 4 C	J	CONTROL BITS	JL BIT	S						DATA BITS	BITS						NOITONIE
<u> </u>	ຮ	C	5	ខ	<b>D11</b>	D10	60	D8	D7	9Q	D2	4	D3	<b>D</b> 2	5	8	
SELECT E	BITS																
NIO	-	0	0	0	×	×	×	×	ΗW	MG	MF	ME	MD	MC	MB	MA	Load DAC register "_" from input register "_" when M_= 1. DAC register "_" is unchanged if M_= 0.
LOADING INPUT AND DAC REGIS	INPUT	T AND [	AC RE	GISTE	TERS (A-H)	Ę							•	•	•		
NIO	-	0	0	+	D11	D10	60	D8	D7	90	D5	D4	D3/0	D2/0	D1/0	D0/0	Load all input registers A-H from shift register; DAC registers are unchanged. DAC outputs are unchanged.*
NIO	-	0	<del>-</del>	0	D11	D10	60	D8	20	90	D5	D4	0/80	D2/0	D1/0	0/00	Load all input and DAC registers A-H from shift register. DAC outputs updated.
SHUTDOWN BITS	WN BIT	s.															
ZIO	-	0	-	<del>-</del>	0	0	0	0	PDD1	PDD0	PDC1	PDC0	PDB1	PDB0	PDA1	PDA0	Write DACA-DACD shutdown-mode bits. See Table 8.
NIO	1	0	-	ļ	0	0	0	1	×	×	×	×	×	×	×	×	Read-back DACA-DACD
DOUTRB	×	×	×	X	×	×	×	X	PDD1	PDD0	PDC1	PDC0	PDB1	PDB0	PDA1	PDA0	shutdown-mode bits.
NIO	-	0	-	1	0	0	-	0	PDH1	РБНО	PDG1	PDG0	PDF1	PDF0	PDE1	PDE0	Write DACE-DACH shutdown-mode bits. See Table 8.
NIO	1	0	-	1	0	0	1	-	×	×	×	×	×	×	×	×	Read-back DACE-DACH
DOUTRB	×	×	×	×	×	×	×	×	PDH1	РБН0	PDG1	PDG0	PDF1	PDF0	PDE1	PDE0	shutdown-mode bits.
NIO	1	0	-	1	0	-	0	0	PDCH	PDCH PDCG	PDCF	PDCE	PDCD	PDCC	PDCB	PDCA	Write DAC shutdown-control bits.
NIO	-	0	-	-	0	-	0	1	×	×	×	×	×	×	×	×	Read-back DAC
DOUTRB	×	×	×	×	×	×	×	×	PDCH	PDCH PDCG	PDCF	PDCE	PDCD	PDCC	PDCB	PDCA	shutdown-control settings.
X = Don't care.	care.																

Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

\*For the MAX5592/MAX5593 (10-bit version), D11-D2 are the significant bits and D1 and D0 are sub-bits. For the MAX5594/MAX5595 (8-bit version), D11-D4 are the significant bits and D3-D0 are sub-bits. Set all sub-bits to zero during the write commands.

# Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

H	O	CONTROL BITS	JL BIT	G						DATA BITS	BITS						I C
NAIA	ខ	C	5	00	D11	D10	60	D8	20	9Q	D2	D4	D3	D2	10	00	NO I ON O
UPIO CONFIGURATION BITS	IFIGUE	3ATION	BITS														
NIO	-	0	٢	-	0	-	-	0	UPSL2	JPSL2 UPSL1	UP3	UP2	UP1	UPO	×	×	Write UPIO configuration bits. See Tables 19 and 22.
NIO	-	0	-	-	0	-	-	-	×	×	×	×	×	×	×	×	Read-back UPIO
DOUTRB	X	×	×	×	×	×	×	×	UP3-2	UP2-2	UP1-2	UP3-2 UP2-2 UP1-2 UP0-2 UP3-1		UP2-1	UP1-1	UP0-1	configuration bits function.
SETTLING-TIME-MODE BITS	-TIME	-MODE	BITS														
ZIO	-	0	-	<del>-</del>	+	0	0	0	SPDH SPDG	SPDG	SPDF	SPDE SPDD SPDC SPDB	SPDD	SPDC	SPDB	SPDA	Write settling-time bits for DACA-DACH (0 = SLOW [default, 6µs], 1 = FAST [3µs]).
NIO	-	0	-	-	-	0	0	-	×	×	×	×	×	×	×	×	Read-back DAC settling-
DOUTRB	Χ	×	×	×	×	X	×	Χ	SPDH	SPDG	SPDF	SPDE	SPDD	SPDC	SPDB	SPDA	time bits.
UPIO_ AS	3) IG	AS GPI (GENERAL-PURPO	AL-PUF	<b>POSE</b>	SE INPUT	(											
DIN	1	0	-	-	-	0	1	×	×	×	×	×	×	×	×	×	Read UPIO inputs (valid
DOUTRB	×	×	×	×	×	×	×	×	×	×	RTP2	LF2	LR2	RTP1	LF1	LR1	only when UPIO1 or UPIO2 is configured as a general-purpose input.) See the GPI, GPOH section.
CPOL AND CPHA CONTROL BITS	р СРН,	A CON	TROL E	3ITS													
NIO	1	٢	0	0	0	0	0	0	×	×	×	×	×	×	CPOL CPHA	СРНА	Write CPOL, CPHA control bits. See Table 15.
DIN	1	1	0	0	0	0	0	1	×	×	×	×	×	×	×	×	Read CPOL, CPHA control
DOUTRB	Χ	×	×	×	×	X	×	Χ	×	×	×	×	×	×	CPOL	CPHA	bits.

X - Don't care

Table 2b. Advanced-Feature Programming Commands (continued)

# Table 2c. 24-Bit Read Commands

	20			and ter A ).**†		and ter B ).**†		and ter C ).**†		and ter D ).**†		and ter E ).**†		and ter F ).**†		and ter G ).**†		and ter H ).**†
	FUNCTION			register A and register A and DAC register A (all 24 bits).**†	:	Head input register B and DAC register B (all 24 bits).**†	:	Read input register C and DAC register C (all 24 bits).**†		read input register D and DAC register D (all 24 bits).**†		Read Input register E and DAC register E (all 24 bits).**†	:	Read input register Fand DAC register F (all 24 bits).**†		Read input register G and DAC register G (all 24 bits).**†		read input register H and DAC register H (all 24 bits).**†
	D0		×	0_Adl	×	IDB <sup>0</sup>	×	IDC <sup>0</sup>	×	IDD_0	×	IDE <sup>0</sup>	×	IDE_0	×	IDG_0	×	IDH <sup>0</sup> 0
	10		×	r_AQI	×	IDB_1	×	IDC_1	×	I_DD_1	×	IDE_1	×	IDE_1	×	IDG_1	×	ı_Hai
	D2		×	S_AGI	×	IDB_2	×	IDC_2	×	IDD_2	×	IDE_2	×	IDF_2	×	IDG_2	×	IDH_2
	D3		×	IDA_3	×	IDB <sup>-</sup> 3	×	IDC <sup>3</sup>	×	IDD_3	×	IDE <sup>3</sup>	×	IDE <sup>-</sup> 3	×	IDG_3	×	E_HQI
	D4		×	IDA_4	×	IDB <sup>-</sup> 4	×	IDC <sup>-</sup> ¢	×	IDD <sup>-</sup> ¢	×	IDE <sup>-</sup> ¢	×	lDE_4	×	IDC_4	×	t_HQI
	D5		×	IDA_5	×	IDB <sup>-</sup> 2	×	IDC <sup>-</sup> 2	×	IDD <sup>®</sup> 2	×	IDE_5	×	IDE <sup>-</sup> 2	×	IDG_5	×	IDH <sup>-</sup> 2
	9Q		×	9_AGI	×	1DB_6	×	IDC <sup>-</sup> 6	×	IDD <sup>*</sup> e	×	IDE <sup>*</sup> e	×	IDE_6	×	1DG_6	×	9 <sup>-</sup> HOI
	D7		×	7_AQI	×	7 <u>_</u> 801	×	LDC_7	×	ا00_7	×	Z¯∃QI	×	7_∃OI	×	√_bal	×	∠ <sup>−</sup> Hai
	80 80		1	8_AQI	1	IDB_8	-	IDC_8	1	1DD_8	1	IDE_8	-	IDF_8	1	1DG_8	1	8_HQI
	D3		1	6_AGI	1	6 <sup>8</sup> 01	1	IDC <sup>-</sup> 0	1	6 <sup>-</sup> QQI	1	6¯∃0I	-	lDE <sup>−</sup> 9	1	6 <sup>-</sup> 90l	1	6 <sup>-</sup> HQI
	D10		1	0f_AQI	1	1DB_10	-	IDC_10	1	1DD_10	1	IDE_10	-	IDF_10	1	1DG_10	1	IDH <sup>-</sup> 10
	D11		1	tt_AQI	1	11 <u>8</u> 01	1	IDC_11	1	IDD_11	1	IDE_11	+	IDF_11	1	1DG_11	1	IDH_11
	D12		1	0_Add	1	0_800	-	DDC_0	1	0-000	1	DDE <sup>0</sup>	-	DDE <sup>-</sup> 0	1	DDG_0	1	DDH <sup>-</sup> 0
SITS	D13		1	f_Add	1	1_800	1	DDC-1	1	r_aaa	1	DDE_1	-	DDE_1	1	DDG_1	1	DDH <sup>-</sup> 1
DATA BITS	D14 D13		1	S_Add	1	2_800	-	DDC_2	1	s_aaa	1	DDE_2	-	DDF_2	1	DDG_2	1	DDH_2
	D15		1	DDA_3	1	DD8_3	-	DDC <sup>3</sup>	1	DDD_3	1	DDE <sup>-3</sup>	-	DDE <sup>-3</sup>	1	DDG_3	1	DDH <sup>-</sup> 3
	D16		-	p_Add	+	p_800	-	DDC <sup>-</sup> ¢	1	p_ddd	1	DDE <sup>-</sup> 4	-	p_∃QQ	1	DDC <sup>-</sup> ¢	1	DDH <sup>-</sup> 4
	D17		1	S_AQQ	1	DD8_5	-	DDC <sup>-</sup> 2	1	9 <sup>-</sup> 000	1	DDE <sup>-</sup> 2	-	DDE_5	1	DDG_5	1	DDH <sup>-</sup> 2
	D18		1	9_AQQ	1	9-800	1	DDC <sup>-</sup> e	1	9_000	1	DDE <sup>-</sup> 6	-	DDE <sup>-</sup> 6	1	DDG_6	1	DDH <sup>-</sup> 6
	D19		-	7_AQQ	1	7 <u>8</u> 00	-	DDC_7	1	7_000	1	Z=300	-	Z <sup>−</sup> ∃QQ	1	DDG_7	1	∠_Haa
	D20		1	8_Add	1	8_800	-	DDC_8	1	8_000	1	DDE <sup>-8</sup>	-	DDE_8	1	DDG_8	1	DDH <sup>-</sup> 8
	D21		1	6_AQQ	1	6_800	1	DDC <sup>-</sup> 0	1	6-000	1	6 <sup>-</sup> 300	1	6 <sup>−</sup> ∃00	1	DDC <sup>-</sup> 0	1	DDH <sup>-</sup> 0
	D22		-	OF_AGG	-	DD8_10	-	DDC-10	1	01 <u>_</u> aaa	1	DDE_10	-	DDE-10	+	DDG_10	1	DDH <sup>-</sup> 10
	D23		1	tr_Add	1	DDB_11	-	DDC-11	1	PDD_11	1	DDE-11	-	DDF_11	1	DDG_11	1	11_Haa
	D24		×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
	D25		0	×	-	×	0	×	1	×	0	×	-	×	0	×	1	×
	D26	A-H	0	×	0	×	-	×	1	×	0	×	0	×	-	×	1	×
	D27	STERS	0	×	0	×	0	×	0	×	1	×	-	×	1	×	1	×
TS.	ဝ	REGIS	1	×	1	×	-	×	1	×	1	×	-	×	1	×	1	×
LB	5	DAC	0	×	0	×	0	×	0	×	0	×	0	×	0	×	0	×
CONTROL BITS	C3 C2 C1	IND	-	×	1	×	-	×	1	×	1	×	-	×	1	×	-	×
8	ខ	Ţ	-	×	-	×	-	×	1	×	-	×	-	×	-	×	-	×
	DAIA	READ INPUT AND DAC REGISTERS A-H	DIN	DOUTRB	NIO	DOUTRB	NIO	DOUTRB	DIN	DOUTRB	DIN	DOUTRB	NIO	DOUTRB	NIO	DOUTRB	NIO	DOUTRB

Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

X = Don't care.

\*\* D23-D12 represent the 12-bit data from the corresponding DAC register. D11-D0 represent the 12-bit data from the corresponding input register. For the MAX5594/MAX5592, bits D15-D12 and D3-D0 are zero bits.

†During readback, all ones (code FF) must be clocked into DIN for all 24 bits. No command can be issued before all 24 bits have been clocked out.

### **DAC Programming Examples:**

To load input register A from the shift register, leaving DAC register A unchanged (DAC output unchanged), use the command in Table 3.

The MAX5590–MAX5595 can load all of the input registers (A–H) simultaneously from the shift register, leaving the DAC registers unchanged (DAC output unchanged), by using the command in Table 4.

To load all of the input registers (A–H) and all of the DAC registers (A–H) simultaneously, use the command in Table 5.

For the 10-bit and 8-bit versions, set sub-bits = 0 for best performance.

### Advanced-Feature Programming Commands Select Bits (M)

The select bits allow synchronous updating of any combination of channels. The select bits command the loading of the DAC register from the input register of each channel. Set the select bit M\_ = 1 to load the DAC register "\_" with data from the input register "\_", where "\_" is replaced with A, B, or C and so on through H, depending on the selected channel. Setting the select bit M\_ = 0 results in no action for that channel (Table 6).

### **Select Bits Programming Example:**

To load DAC register B from input register B while keeping other channels (A, C-H) unchanged, set MB = 1 and  $M_{-} = 0$  (Table 7).

### Table 3. Load Input Register A from Shift Register

DATA		CONTR	OL BITS	3						DATA	BITS					
DIN	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3/0	D2/0	D1/0	D0/0

### Table 4. Load Input Registers (A-H) from Shift Register

DATA		CONTR	OL BITS	}						DATA	BITS					
DIN	1	0	0	1	D11	D10	D9	D8	D7	D6	D5	D4	D3/0	D2/0	D1/0	D0/0

### Table 5. Load Input Registers (A-H) and DAC Registers (A-H) from Shift Register

DATA		CONTR	OL BITS	3						DATA	BITS					
DIN	1	0	1	0	D11	D10	D9	D8	D7	D6	D5	D4	D3/0	D2/0	D1/0	D0/0

### Table 6. Select Bits (M\_)

DATA			(	CONTR	OL BITS							DATA	BITS			
DIN	1	0	0	0	Χ	Χ	Χ	Χ	MH	MG	MF	ME	MD	MC	MB	MA

X = Don't care.

### **Table 7. Select Bits Programming Example**

DATA			(	CONTR	OL BITS	3						DATA	BITS			
DIN	1	0	0	0	Χ	Χ	0	0	0	0	0	0	0	0	1	0

X = Don't care.

### Shutdown-Mode Bits (PD 0, PD 1)

Use the shutdown-mode bits and control bits to shut down each DAC independently. The shutdown-mode bits determine the output state of the selected channels. The shutdown-control bits put the selected channels into shutdown-mode. To select the shutdown mode for DACA-DACH, set PD\_0 and PD\_1 according to Table 8 (where "\_" is replaced with one of the selected channels (A-H)). The three possible states for unity-gain versions are 1) normal operation, 2) shutdown with

**Table 8. Shutdown-Mode Bits** 

PD_1	PD_0	DESCRIPTIONS
0	0	Shutdown with $1k\Omega$ termination to ground on DAC_ output.
0	1	Shutdown with $100k\Omega$ termination to ground on DAC_ output for unity-gain versions. Shutdown with high-impedance output for force-sense versions.
1	0	Ignored.
1	1	DAC_ is powered up in its normal operating mode.

 $1k\Omega$  output impedance, and 3) shutdown with  $100k\Omega$  output impedance. The three possible states for force-sense versions are 1) normal operation, 2) shutdown with  $1k\Omega$  output impedance, and 3) shutdown with the output in a high-impedance state. Tables 9 and 10 show the commands for writing to the shutdown-mode bits. Table 11 shows the commands for writing the shutdown-control bits. This command is required to put the selected channels into shutdown.

Always write the shutdown-mode-bits command first and then write the shutdown-control-bits command to properly shut down the selected channels. The shutdown-control-bits command can be written at any time after the shutdown-mode-bits command. It does not have to immediately follow the shutdown-mode-bits command.

### Settling-Time-Mode Bits (SPD\_)

The settling-time-mode bits select the settling time (FAST mode or SLOW mode) of the MAX5590–MAX5595. Set SPD\_ = 1 to select FAST mode or set SPD\_ = 0 to select SLOW mode, where "\_" is replaced by A, B, or C and so on through H, depending on the selected channel (Table 12). FAST mode provides a 3µs maximum settling time, and SLOW mode provides a 6µs maximum settling time.

### Table 9. Shutdown-Mode Write Command (DACA-DACD)

DATA	(	CONTR	OL BITS	3						DATA	BITS					
DIN	1	0	1	1	0	0	0	0	PDD1	PDD0	PDC1	PDC0	PDB1	PDB0	PDA1	PDA0

X = Don't care.

### **Table 10. Shutdown-Mode Write Command (DACE-DACH)**

DATA	(	CONTR	OL BITS	<b>3</b>						DATA						
DIN	1	0	1	1	0	0	1	0	PDH1	PDH0	PDG1	PDG0	PDF1	PDF0	PDE1	PDE0

X = Don't care.

### **Table 11. Shutdown-Control-Bits Write Command**

DATA		CONTR	OL BITS	;						DATA	BITS					
DIN	1	0	1	1	0	1	0	0	PDCH	PDCG	PDCF	PDCE	PDCD	PDCC	PDCB	PDCA

X = Don't care.

### Table 12. Settling-Time-Mode Write Command

DATA				CONTR	OL BITS	3						DATA	BITS			
DIN	1	0	1	1	1	0	0	0	SPDH	SPDG	SPDF	SPDE	SPDD	SPDC	SPDB	SPDA

### **Settling-Time-Mode Write Example:**

To configure DACA and DACD into FAST mode and DACB and DACC into SLOW mode, use the command in Table 13.

To read back the settling-time-mode bits, use the command in Table 14.

### **CPOL and CPHA Control Bits**

The CPOL and CPHA control bits of the MAX5590-MAX5595 are defined the same as the CPOL and CPHA bits in the SPI standard. Set the DAC's CPOL and CPHA bits to CPOL = 0 and CPHA = 0 or CPOL = 1 and CPHA = 1 for MICROWIRE and SPI applications requiring the clocking of data in on the ris-

ing edge of SCLK. Set the DAC's CPOL and CPHA bits to CPOL = 0 and CPHA = 1 or CPOL = 1 and CPHA = 0 for DSP and SPI applications, requiring the clocking of data in on the falling edge of SCLK (refer to the *Programmer's Handbook* and see Table 15 for details). At power-up, if  $\overline{DSP} = DV_{DD}$ , the default value of CPHA is zero and if  $\overline{DSP} = DGND$ , the default value of CPHA is one. The default value of CPOL is zero at power-up.

To write to the CPOL and CPHA bits, use the command in Table 16.

To read back the device's CPOL and CPHA bits, use the command in Table 17.

**Table 13. Settling-Time-Mode Write Example** 

DATA	(	CONTR	OL BITS	3						DATA	BITS					
DIN	1	0	1	1	1	0	0	0	Χ	Χ	Χ	Χ	1	0	0	1

X = Don't care.

### Table 14. Settling-Time-Mode Read Command

DATA			(	CONTR	OL BITS	3						DATA	BITS			
DIN	1	0	1	1	1	0	0	1	Χ	Х	Χ	Χ	Χ	Х	Χ	Х
DOUTRB	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	SPDH	SPDG	SPDF	SPDE	SPDD	SPDC	SPDB	SPDA

X = Don't care.

### **Table 15. CPOL and CPHA Bits**

CPOL	СРНА	DESCRIPTION
0	0	Default values at power-up when $\overline{\text{DSP}}$ is connected to DV <sub>DD</sub> . Data is clocked in on the rising edge of SCLK.
0	1	Default values at power-up when $\overline{\text{DSP}}$ is connected to DGND. Data is clocked in on the falling edge of SCLK.
1	0	Data is clocked in on the falling edge of SCLK.
1	1	Data is clocked in on the rising edge of SCLK.

### Table 16. CPOL and CPHA Write Command

DATA		CONTR	OL BITS	<b>3</b>						DATA	BITS					
DIN	1	1	0	0	0	0	0	0	Χ	Χ	Χ	Χ	Χ	Χ	CPOL	CPHA

X = Don't care.

### Table 17. CPOL and CPHA Read Command

DATA	(	CONTR	OL BITS	3						DATA	BITS					
DIN	1	1	0	0	0	0	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
DOUTRB	Χ	Χ	Х	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	CPOL	CPHA

X = Don't care.

### UPIO Bits (UPSL1, UPSL2, UP0-UP3)

The MAX5590–MAX5595 provide two user-programmable input/output (UPIO) ports: UPIO1 and UPIO2. These ports have 15 possible configurations, as shown in Table 22. UPIO1 and UPIO2 can be programmed independently or simultaneously by writing to the UPSL1, UPSL2, and UPO–UP3 bits (Table 18).

Table 19 shows how UPIO1 and UPIO2 are selected for configuration. The UPO-UP3 bits select the desired functions for UPIO1 and/or UPIO2 (Table 22).

### **UPIO Programming Example:**

To set only UPIO1 as LDAC and leave UPIO2 unchanged, use the command in Table 20.

The UPIO selection and configuration bits can be read back from the MAX5590–MAX5595 when UPIO1 or UPIO2 is configured as a DOUTRB output. Table 21 shows the read-back data format for the UPIO bits. Writing the command in Table 21 initiates a read operation of the UPIO bits. The data is clocked out starting on the ninth clock cycle of the sequence. Bits UP3-2 through UP0-2 provide the UP3–UP0 configuration bits for UPIO2 (Table 22), and bits UP3-1 through UP0-1 provide the UP3–UP0 configuration bits for UPIO1.

### **Table 18. UPIO Write Command**

DATA	(	CONTR	OL BITS	3						DATA	BITS					
DIN	1	0	1	1	0	1	1	0	UPSL2	UPSL1	UP3	UP2	UP1	UP0	Χ	Х

X = Don't care.

### Table 19. UPIO Selection Bits (UPSL1 and UPSL2)

UPSL2	UPSL1	UPIO PORT SELECTED
0	0	None selected
0	1	UPIO1 selected
1	0	UPIO2 selected
1	1	Both UPIO1 and UPIO2 selected

### **Table 20. UPIO Programming Example**

DATA	(	CONTR	OL BITS	}						DATA	BITS					
DIN	1	0	1	1	0	1	1	0	0	1	0	0	0	0	Χ	Χ

X = Don't care.

### **Table 21. UPIO Read Command**

DATA	(	CONTR	OL BITS	3						DATA	BITS					
DIN	1	0	1	1	0	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
DOUTRB	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	UP3-2	UP2-2	UP1-2	UP0-2	UP3-1	UP2-1	UP1-1	UP0-1

X = Don't care.

\_ /N/XI/N

### **UPIO Configuration**

Table 22 lists the possible configurations for UPIO1 and UPIO2. UPIO1 and UPIO2 use the selected function when configured by the UP3–UP0 configuration bits.

### LDAC

LDAC controls the loading of the DAC registers. When LDAC is high, the DAC registers are latched, and any change in the input registers does not affect the contents of the DAC registers or the DAC outputs. When LDAC is low, the DAC registers are transparent, and the values stored in the input registers are fed directly to the DAC registers, and the DAC outputs are updated.

Drive LDAC low to asynchronously load the DAC registers from their corresponding input registers (DACs that are in shutdown remain shut down). The LDAC input does not require any activity on CS, SCLK, or DIN to take effect. If LDAC is brought low coincident with a rising edge of CS (which executes a serial command modifying the value of either DAC input register), then LDAC must remain asserted for at least 120ns following the CS rising edge. This requirement applies only for serial commands that modify the value of the DAC input registers. See Figures 5 and 6 for timing details.

### Table 22. UPIO Configuration Register Bits (UP3–UP0)

UPIO	UPIO CONFIGURATION BITS		N BITS	FUNCTION	DESCRIPTION	
UP3	UP2	UP1	UP0	FUNCTION	DESCRIPTION	
0	0	0	0	LDAC	Active-Low Load DAC Input. Drive low to asynchronously load all DAC registers with data from input registers.	
0	0	0	1	SET	Active-Low Input. Drive low to set all input and DAC registers to full scale.	
0	0	1	0	MID	Active-Low Input. Drive low to set all input and DAC registers to midscale.	
0	0	1	1	CLR	Active-Low Input. Drive low to set all input and DAC registers to zero scale.	
0	1	0	0	PDL	Active-Low Power-Down Lockout Input. Drive low to disable software shutdown.	
0	1	0	1	Reserved	This mode is reserved. Do not use.	
0	1	1	0	SHDN1K	Active-Low $1k\Omega$ Shutdown Input. Overrides PD_1 and PD_0 settings. For the MAX5590/MAX5592/MAX5594, drive $\overline{SHDN1K}$ low to pull OUTA-OUTH to AGND with $1k\Omega$ . For the MAX5591/MAX5593/MAX5595, drive $\overline{SHDN1K}$ low to leave OUTA-OUTH high impedance.	
0	1	1	1	SHDN100K	Active-Low 100k $\Omega$ Shutdown Input. Overrides PD_1 and PD_0 settings. For the MAX5590/MAX5592/MAX5594, drive SHDN100K low to pull OUTA-OUTH to AGND with 100k $\Omega$ . For the MAX5591/MAX5593/MAX5595, drive low to leave OUTA-OUTH high impedance.	
1	0	0	0	DOUTRB	Data Read-Back Output	
1	0	0	1	DOUTDC0	Mode 0 Daisy-Chain Data Output. Data is clocked out on the falling edge of	
1	0	1	0	DOUTDC1	Mode 1 Daisy-Chain Data Output. Data is clocked out on the rising edge of SCLK.	
1	0	1	1	GPI	General-Purpose Logic Input	
1	1	0	0	GPOL	General-Purpose Logic-Low Output	
1	1	0	1	GPOH	General-Purpose Logic-High Output	
1	1	1	0	TOGG	Toggle Input. Toggles DAC outputs between data in input registers and data in DAC registers. Drive low to set all DAC outputs to values stored in input registers. Drive high to set all DAC outputs to values stored in DAC registers.	
1	1	1	1	FAST	Fast/Slow Settling-Time-Mode Input. Drive low to select FAST (3µs) mode or drive high to select SLOW (6µs) settling mode. Overrides the SPDA–SPDH settings.	






Figure 5. Asynchronous Signal Timing

### SET, MID, CLR

The SET, MID, and CLR signals force the DAC outputs to full scale, midscale, or zero scale (Figure 5). These signals cannot be active at the same time.

The active-low SET input forces the DAC outputs to full scale when SET is low. When SET is high, the DAC outputs follow the data in the DAC registers.

The active-low  $\overline{\text{MID}}$  input forces the DAC outputs to midscale when  $\overline{\text{MID}}$  is low. When  $\overline{\text{MID}}$  is high, the DAC outputs follow the data in the DAC registers.

The active-low  $\overline{\text{CLR}}$  input forces the DAC outputs to zero scale when  $\overline{\text{CLR}}$  is low. When  $\overline{\text{CLR}}$  is high, the DAC outputs follow the data in the DAC registers.

If  $\overline{\text{CLR}}$ ,  $\overline{\text{MID}}$ , or  $\overline{\text{SET}}$  signals go low during a write command, reload the data to ensure accurate results.

### Power-Down Lockout (PDL)

The PDL active-low, software-shutdown lockout input overrides (not overwrites) the PD\_0 and PD\_1 shutdown-mode bits. PDL cannot be active at the same time as SHDN1K or SHDN100K (see the *Shutdown Mode (SHDN1K, SHDN100K)* section).

If the PD\_0 and PD\_1 bits command the DAC to shut down prior to PDL going low, the DAC returns to shutdown mode immediately after PDL goes high, unless the PD\_0 and PD\_1 bits were modified through the serial interface in the meantime.

### Shutdown Mode (SHDN1K, SHDN100K)

The SHDN1K and SHDN100K are active-low signals that override (not overwrite) the PD\_1 and PD\_0 bit settings. For the MAX5590/MAX5592/MAX5594, drive




Figure 6. GPO\_ and LDAC Signal Timing

SHDN1K low to select shutdown mode with OUTA-OUTH internally terminated with 1kΩ to ground, or drive SHDN100K low to select shutdown with an internal 100kΩ termination. For the MAX5591/MAX5593/MAX5595, drive SHDN1K low for shutdown with 1kΩ output termination, or drive SHDN100K low for shutdown with high-impedance outputs.

For proper shutdown, first select a shutdown mode (Table 8), then use the shutdown-control bits as listed in Table 2b.

### Data Output (DOUTRB, DOUTDC0, DOUTDC1)

UPIO1 and UPIO2 can be configured as serial data outputs, DOUTRB (data out for read back), DOUTDC0 (data out for daisy-chaining, mode 0), and DOUTDC1 (data out for daisy-chaining, mode 1). The differences between DOUTRB and DOUTDC0 (or DOUTDC1) are as follows:

- The source of read-back data on DOUTRB is the DOUT register. Daisy-chain DOUTDC\_ data comes directly from the shift register.
- Read-back data on DOUTRB is only present after a DAC read command. Daisy-chain data is present on DOUTDC\_ for any DAC write after the first 16 bits are written.
- The DOUTRB idle state (CS = high) for read back is high impedance. Daisy-chain DOUTDC\_ idles high when inactive to avoid floating the data input in the next device in the daisy-chain.

See Figures 1 and 2 for timing details.

28 \_\_\_\_\_\_ *NIXIN* 

### GPI, GPOL, GPOH

UPIO1 and UPIO2 can each be configured as a general-purpose input (GPI), a general-purpose output low (GPOL), or a general-purpose output high (GPOH).

The GPI can serve to detect interrupts from  $\mu Ps$  or microcontrollers. The GPI has three functions:

- 1) Sample the signal at GPI at the time of the read (RTP1 and RTP2).
- 2) Detect whether or not a falling edge has occurred since the last read or reset (LF1 and LF2).
- 3) Detect whether or not a rising edge has occurred since the last read or reset (LR1 and LR2).

RTP1, LF1, and LR1 represent the data read from UPIO1; RTP2, LF2, and LR2 represent the data read from UPIO2.

To issue a read command for the UPIO configured as GPI, use the command in Table 23.

Once the command is issued, RTP1 and RTP2 provide the real-time status (0 or 1) of the inputs at UPIO1 or UPIO2, respectively, at the time of the read. If LF2 or LF1 is one, then a falling edge has occurred on the respective UPIO1 or UPIO2 input since the last read or reset. If LR2 or LR1 is one, then a rising edge has occurred since the last read or reset.

GPOL outputs a constant low, and GPOH outputs a constant high. See Figure 6.

### **TOGG**

Use the TOGG input to toggle the DAC outputs between the values in the input registers and DAC registers. A delay of greater than 100ns from the end of the previous write command is required before the TOGG signal can be correctly switched between the new value and the previously stored value. When TOGG = 0, the output follows the information in the input registers. When TOGG = 1, the output follows the information in the DAC register (Figure 5).

### **FAST**

The MAX5590–MAX5595 have two settling-time-mode options: FAST (3 $\mu$ s max) and SLOW (6 $\mu$ s max). To select the FAST mode, drive FAST low, and to select SLOW mode, drive FAST high. This overrides (not overwrites) the SPDA–SPDH bit settings.

Table 23. GPI Read Command

DATA	CONTROL BITS								DATA	BITS						
DIN	1	0	1	1	1	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х
DOUTRB	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	RTP2	LF2	LR2	RTP1	LF1	LR1

X = Don't care.

Table 24. Unipolar Code Table (Gain = +1)

DAG	CONTE	NTS	ANALOG OUTDUT
MSB		LSB	ANALOG OUTPUT
1111	1111	1111	+V <sub>REF</sub> (4095 / 4096)
1000	0000	0001	+V <sub>REF</sub> (2049 / 4096)
1000	0000	0000	+V <sub>REF</sub> (2048 / 4096) = V <sub>REF</sub> / 2
0111	1111	1111	+V <sub>REF</sub> (2047 / 4096)
0000	0000	0001	+V <sub>REF</sub> (1 / 4096)
0000	0000	0000	0




Figure 7. Unipolar Output Circuit

### **Applications Information**

### **Unipolar Output**

Figure 7 shows the unity-gain MAX5590 in a unipolar output configuration. Table 24 lists the unipolar output codes.

### **Bipolar Output**

The MAX5590 outputs can be configured for bipolar operation, as shown in Figure 8. The output voltage is given by the following equation:

where CODE represents the numeric value of the DAC's binary input code (0 to 4095 decimal). Table 25 shows digital codes and the corresponding output voltage for the Figure 8 circuit.

### **Configurable Output Gain**

The MAX5591/MAX5593/MAX5595 have force-sense outputs, which provide a direct connection to the inverting terminal of the output op amp, yielding the most flexibility. The force-sense output has the advantage that specific gains can be set externally for a given application. The gain error for the MAX5591/MAX5593/MAX5595 is specified in a unity-gain configuration (opamp output and inverting terminals connected), and additional gain error results from external resistor tolerances. The force-sense DACs allow many useful circuits to be created with only a few simple external components.

An example of a custom, fixed gain using the MAX5591's force-sense output is shown in Figure 9. In this example, the external reference is set to 1.25V, and the gain is set to +1.1V/V with external discrete resistors to provide an approximate 0 to 1.375V DAC output voltage range.

 $V_{OUT} = [(0.5 \times V_{REF} \times CODE) / 4096] \times [1 + (R2 / R1)]$  where CODE represents the numeric value of the DAC's binary input code (0 to 4095 decimal).

In this example, R2 =  $12k\Omega$  and R1 =  $10k\Omega$  to set the gain = 1.1V/V.

 $V_{OUT} = [(0.5 \times 1.25 V \times CODE) / 4096] \times 2.2$ 




Figure 8. Bipolar Output Circuit




Figure 9. Configurable Output Gain

### Table 25. Bipolar Code Table (Gain = +1)

DAG	CONTE	NTS	ANALOG OUTDUT
MSB		LSB	ANALOG OUTPUT
1111	1111	1111	+V <sub>REF</sub> (2047 / 2048)
1000	0000	0001	+V <sub>REF</sub> (1 / 2048)
1000	0000	0000	0
0111	1111	1111	-V <sub>REF</sub> (1 / 2048)
0000	0000	0001	-V <sub>REF</sub> (2047 / 2048)
0000	0000	0000	-V <sub>REF</sub> (2048 / 2048) = -V <sub>REF</sub>

30 \_\_\_\_\_\_ /VI/XI/VI

### **Power-Supply and Layout Considerations**

Bypass the analog and digital power supplies by using a 10µF capacitor in parallel with a 0.1µF capacitor to AGND and DGND (Figure 10). Minimize lead lengths to reduce lead inductance. Use shielding and/or ferrite beads to further increase isolation.

Digital and AC transient signals coupling to AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-

inductance ground plane. Wire-wrapped boards and sockets are not recommended. For optimum system performance, use PC boards with separate analog and digital ground planes. Connect the two ground planes together at the low-impedance power-supply source.

Using separate power supplies for AV<sub>DD</sub> and DV<sub>DD</sub> improves noise immunity. Connect AGND and DGND at the low-impedance power-supply sources (Figure 11).




Figure 10. Bypassing Power Supplies AVDD, DVDD, and REF





Figure 11. Separate Analog and Digital Power Supplies

### Pin Configurations



### **Selector Guide**

PART	OUTPUT BUFFER CONFIGURATION	RESOLUTION (BITS)	INL (LSBs MAX)
MAX5590AEUG+	Unity Gain	12	±1
MAX5590BEUG+	Unity Gain	12	±4
MAX5591AEUI+	Force Sense	12	±1
MAX5591BEUI+	Force Sense	12	±4
MAX5592EUG+	Unity Gain	10	±1
MAX5593EUI+	Force Sense	10	±1
MAX5594EUG+	Unity Gain	8	±0.5
MAX5595EUI+	Force Sense	8	±0.5

### **Chip Information**

PROCESS: BICMOS

### Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PAC	KAGE TYPE	PACKAGE CODE	DOCUMENT NO.
2	4 TSSOP	U24+1	<u>21-0066</u>
2	8 TSSOP	U28+2	<u>21-0066</u>

### **Revision History**

	EVISION UMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
	2	7/07	Updated EC table specifications	1, 6–9, 33
	3	1/10	Added lead-free information and amended data sheet	1–13, 16, 20, 32, 33

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

\_ 33