High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

Absolute Maximum Ratings

IN to GND0.3V to +18V
EN to GND0.3V to (V _{IN} + 0.3V)
LX to GND0.3V to the lower of +18V and (VIN + 0.3V)
LX to GND (for 50ns)1V to the lower of +18V and (VIN + 0.3V)
PGOOD to GND0.3V to +6V
VDD to GND0.3V to the lower of +6V and (VIN + 0.3V)
COMP, FB, SS to
GND0.3V to the lower of +6V and (VDD + 0.3V)
BST to LX0.3V to +6V
BST to GND0.3V to +24V
BST to V _{DD} 0.3V to +18V
LX RMS Current (Note 1) 0 to 9A

Converter Output and VDD	
Short-Circuit Duration	Continuous
Continuous Power Dissipation (TA = +70°C)	
16-Bump WLP (derate 20.4mW/°C above +70°C	;)
Multilayer Board	1500mW
Thermal Resistance (θJA) (Note 2)	23.6°C/W
Operating Temperature Range40	0°C to +85°C
Junction Temperature (Note 3)	+150°C
Continuous Operating Temperature	
at Full Current (Note 3)	+105°C
Storage Temperature Range65°	°C to +150°C
Soldering Temperature (reflow)	+260°C

- **Note 1:** LX has internal clamp diodes to GND and IN. Applications that forward bias these diodes should take care not to exceed the device's package power dissipation.
- Note 2: Package thermal resistances were obtained based on the MAX15066/MAX15166 evaluation kit.
- Note 3: Continuous operation at full current beyond +105°C can degrade product life.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(V_{IN} = 12V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, T_A = T_J = -40^{\circ}C$ to +85°C, typical values are at $T_A = T_J = +25^{\circ}C$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STEP-DOWN CONVERTER							
Input Voltage Range	VIN		4.5		16	V	
Quiescent Current	IIN	Not switching		1.1	2	mA	
Shutdown Input Supply Current		VEN = 0V		2	6	μΑ	
ENABLE INPUT							
EN Shutdown Threshold Voltage	VEN_SHDN	VEN rising		0.7		V	
EN Shutdown Voltage Hysteresis	VEN_HYST			70		mV	
EN Lockout Threshold Voltage	VEN_LOCK	V _{EN} rising	1.7	1.9	2.1	V	
EN Lockout Threshold Hysteresis	VEN_LOCK_ HYST			200		mV	
EN Input Current	IEN	VEN = 12V	0.8	2.6	5	μΑ	
POWER-GOOD OUTPUT					-		
PGOOD Threshold	VPGOOD_TH	V _{FB} rising	0.54	0.56	0.585	V	
PGOOD Threshold Hysteresis	VPGOOD_ HYST			15		mV	
PGOOD Output Low Voltage	V _{PGOOD} _ OL	IPGOOD = 5mA, V _{FB} = 0.5V		35	100	mV	
PGOOD Leakage Current	IPGOOD	VPGOOD = 5V, VFB = 0.7V			100	nA	
ERROR AMPLIFIER							
Error-Amplifier Transconductance	gmv			1.6		mS	

Electrical Characteristics (continued)

 $(VIN = 12V, CVDD = 1\mu F, CIN = 22\mu F, TA = TJ = -40^{\circ}C$ to $+85^{\circ}C$, typical values are at $TA = TJ = +25^{\circ}C$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Error-Amplifier Voltage Gain	AVEA			90		dB
FB Set-Point Accuracy	VFB		600	606	612	mV
FB Input Bias Current	IFB	V _{FB} = 0.5V or 0.7V	-100		+100	nA
SOFT-START	•					
SS Current	ISS	Vss = 0.45V, sourcing	4.5	5	5.5	μΑ
SS Discharge Resistance	Rss	ISS = 10mA, sinking		6		Ω
CURRENT SENSE	•					
Current Sense to COMP	gu to			0		S
Transconductance	gMC			9		3
COMP Clamp Low		V _{FB} = 0.7V		0.68		V
PWM CLOCK						
Switching Frequency	fsw	MAX15066	450	500	550	kHz
Switching Frequency	1500	MAX15166	315	350	385	NIIZ
Maximum Duty Cycle	DMAX			90		%
Minimum Controllable On-Time				150		ns
Slope Compensation Ramp Valley				840		mV
Slope Compensation Ramp Amplitude	VSLOPE	Extrapolated to 100% duty cycle		667		mV
INTERNAL LDO OUTPUT (VDD)						
Vpp Output Voltage	\/pp	$I_{VDD} = 1$ mA, $V_{IN} = 6.5$ V to 16V	4.75	5.1	5.45	V
V _{DD} Output Voltage	VDD	$I_{VDD} = 1$ mA to 25mA, $V_{IN} = 6.5$ V	4.75	5.1	5.45	
V _{DD} Short-Circuit Current		VIN = 6.5V	30	90		mA
V _{DD} LDO Dropout Voltage		IVDD = 5mA, VDD drops by 2%			100	mV
V _{DD} Undervoltage Lockout Threshold	Vuvlo_th	V _{DD} rising, LX starts switching	3.7	3.9	4.1	V
V _{DD} Undervoltage Lockout	VUVLO_			150		m\/
Hysteresis	HYST			150		mV
POWER SWITCH						
LX On-Resistance		High-side switch, I _L X = 0.4A		40		mΩ
LA OTIFITESISTATIOE		Low-side switch, I _L X = 0.4A		18.5		11122
High-Side Switch Source Current-Limit Threshold	IHSCL		5.5	7.7		А
Low-Side Switch Zero-Crossing Current-Limit Threshold				0.21		А
High-Side Switch Skip Sourcing Current-Limit Threshold				0.58		А
LX Leakage Current		VBST = 21V, VIN = VLX = 16V VBST = 5V, VIN = 16V, VLX = 0V		0.01		μΑ
BST Leakage Current		VBST = 21V, VIN = VLX = 16V		0.01		μΑ
BST On-Resistance		IBST = 5mA		10		Ω
DOT OTT HOSISIATION		1001 - 011//		-10		34

Electrical Characteristics (continued)


(V_{IN} = 12V, C_{VDD} = 1μF, C_{IN} = 22μF, T_A = T_J = -40°C to +85°C, typical values are at T_A = T_J = +25°C, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HICCUP PROTECTION	•		•			
Blanking Time				21 x Soft-Start Time		
THERMAL SHUTDOWN						
Thermal Shutdown Threshold		Rising		160		°C
Thermal Shutdown Hysteresis				20		°C

Note 4: Specifications are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range are guaranteed by design and characterization.

Typical Operating Characteristics

 $(V_{IN} = 12V, V_{OUT} = 1.8V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, C_{OUT} = 47\mu F, T_{A} = +25^{\circ}C$ (Figure 1, MAX15066), unless otherwise noted.)





Downloaded from Arrow.com.

Typical Operating Characteristics (continued)


 $(V_{IN} = 12V, V_{OUT} = 1.8V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, C_{OUT} = 47\mu F, T_{A} = +25^{\circ}C$ (Figure 1, MAX15066), unless otherwise noted.)

LOAD-TRANSIENT RESPONSE (MAX15066) Vour 100mV/div AC-COUPLED lout 2A/div 0A 100µs/div







LOAD-TRANSIENT RESPONSE



LOAD-TRANSIENT RESPONSE (MAX15066)



EFFICIENCY (12V) vs. OUTPUT CURRENT (MAX15166)





1.5

2.0 2.5 ILOAD (A)


0

0.5 1.0


LOAD REGULATION

Typical Operating Characteristics (continued)


 $(V_{IN} = 12V, V_{OUT} = 1.8V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, C_{OUT} = 47\mu F, T_{A} = +25^{\circ}C$ (Figure 1, MAX15066), unless otherwise noted.)




INPUT CURRENT vs. INPUT VOLTAGE (MAX15066)




SHUTDOWN SUPPLY CURRENT vs. Temperature




SWITCHING FREQUENCY vs. INPUT VOLTAGE (MAX15066)



SHUTDOWN SUPPLY CURRENT vs. INPUT VOLTAGE




SHUTDOWN WAVEFORM




Typical Operating Characteristics (continued)

 $(V_{IN} = 12V, V_{OUT} = 1.8V, C_{VDD} = 1\mu F, C_{IN} = 22\mu F, C_{OUT} = 47\mu F, T_{A} = +25^{\circ}C$ (Figure 1, MAX15066), unless otherwise noted.)


OUTPUT SHORT-CIRCUIT WAVEFORM




SWITCHING BEHAVIOR (MAX15066)




SOFT-START WAVEFORM




SKIP MODE WAVEFORM (MAX15066)



SOFT-START TIME vs. CAPACITANCE




STARTUP INTO PREBIAS (NO LOAD)




Typical Operating Characteristics (continued)

(V_{IN} = 12V, V_{OUT} = 1.8V, C_{VDD} = 1μF, C_{IN} = 22μF, C_{OUT} = 47μF, T_A = +25°C (Figure 1, MAX15066), unless otherwise noted.)


OV OA OA OVER STARTUP INTO PREBIAS (4A LOAD) NAXX15066 to=24 VOUT 1V/div 1LOAD 5A/div VEN 10V/div 400µs/div




MAXIMUM LOAD CURRENT vs. TEMPERATURE (V_{IN} = 5V) (MAX15066)




JUNCTION TEMPERATURE vs. AMBIENT TEMPERATURE (VIN = 12V, L = 2.2uH, LOAD CURRENT = 4A)



JUNCTION TEMPERATURE vs. AMBIENT TEMPERATURE $(V_{IN} = 5V, L = 2.2\mu H, LOAD CURRENT = 4A)$




Pin Configuration



Pin Description

BUMP	NAME	FUNCTION
A1, A2	GND	Ground. Connect A1 and A2 together as close as possible to the device.
A3, A4	IN	Power-Supply Input. Input supply range is from 4.5V to 16V. Connect A3 and A4 together as close as possible to the device. Bypass IN to GND with a minimum 22µF ceramic capacitor as close as possible to the device.
B1–B3	LX	Inductor Connection. Connect an inductor between LX and the regulator output. LX is high impedance when the device is in shutdown mode. Connect all LX nodes together as close as possible to the device.
B4	V _{DD}	Internal 5V LDO Output. VDD powers the internal analog core. Connect a minimum of 1µF ceramic capacitor from VDD to GND.
C1	BST	High-Side MOSFET Driver Supply. Bypass BST to LX with a $0.01\mu F$ capacitor. BST is internally connected to the V_{DD} regulator through a pMOS switch.
C2, C3	I.C.	Internal Connection. Leave unconnected.
C4	EN	Enable Input. Connect EN to GND to disable the device. Set EN to above 1.9V (typ) to enable the device. EN can be shorted to IN for always-on operation.
D1	PGOOD	Power-Good Output. PGOOD is an open-drain output that goes high impedance when VFB exceeds 0.56V (typ). PGOOD is internally pulled low when VFB falls below 0.545V (typ). PGOOD is internally pulled low when the device is in shutdown mode, VDD is below the UVLO threshold, or the device is in thermal shutdown.
D2	FB	Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to GND to set the output voltage from 0.606V to 90% of V _{IN} .
D3	COMP	Voltage-Error Amplifier Output. Connect the necessary compensation network from COMP to GND (see the <i>Compensation Design</i> section).
D4	SS	Soft-Start Timing Capacitor Connection. Connect a capacitor from SS to GND to set the startup time (see the Setting the Soft-Start Time section).

Block Diagram






Figure 1. Reference Circuit

Detailed Description

The MAX15066/MAX15166 are high-efficiency, peak current-mode, step-down DC-DC converters with integrated high-side ($40m\Omega$) and low-side ($18.5m\Omega$) power switches. The output voltage is set from 0.606V to 0.9 x V_{IN} by using an external resistive divider and can deliver up to 4A of load current. The input voltage range is 4.5V to 16V, making these devices ideal for distributed power systems, notebook computers, nonportable consumer applications, and preregulation applications.

The devices feature a PWM, internally fixed switching frequency of 500kHz (MAX15066) and 350kHz (MAX15166) with a 90% maximum duty cycle. PWM current-mode control allows for an all-ceramic capacitor solution. The devices include a high gain transconductance error amplifier. The current-mode control architecture simplifies compensation design, and ensures a cycle-by-cycle current limit and fast reaction to line and load transients. The low RDS-ON, internal MOSFET switches ensure high efficiency at heavy loads and minimize critical inductances, reducing layout sensitivity.

The devices feature thermal shutdown, overcurrent protection (high-side sourcing and hiccup protection), and an internal 5V (25mA) LDO with undervoltage lockout. An externally adjustable voltage soft-start gradually ramps up the output voltage and reduces inrush current. At light loads, as soon as a low-side MOSFET zero-crossing event is detected, the devices automatically switch to pulse-skipping mode to keep the quiescent supply current low and enhances the light load efficiency. An independent enable input controls and the power-good output allow for flexible power sequencing.

The devices also provide the ability to start up into a prebiased output.

Controller Function—PWM Logic and Skip Mode

The devices employ PWM control with a constant switching frequency of 500kHz (MAX15066) or 350kHz (MAX15166) at medium and heavy loads, and skip mode at light loads. When EN is high, after a brief settling time, PWM operation starts when Vss exceeds the FB voltage, at the beginning of soft-start.

The first operation is always a high-side turn-on at the beginning of the clock cycle. The high side is turned off when any of the following conditions occur:

- COMP voltage exceeds the internal current-mode ramp waveform, which is the sum of the slope compensation ramp and the current-mode ramp derived from the inductor current waveform (through the current-sense block).
- 2) The high-side current limit is reached.
- 3) The maximum duty cycle of 90% is reached.

The low side turns off when the clock period ends or when the zero-crossing current threshold is intercepted. The devices monitor the inductor current during every switch cycle and automatically enters discontinuous mode when the inductor current valley intercepts the zero-crossing threshold (under light loads); under very light load conditions, skip mode is activated/deactivated on a cycle-by-cycle basis.

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

The devices enter discontinuous mode when load current (I_{LOAD}) and inductor ripple current (ΔI_{LOAD}) are such that:

$$I_{LOAD} - \frac{\Delta I_L}{2} = I_{LOAD} - \frac{1}{2} \times \left(\frac{V_{IN} - V_{OUT}}{L \times f_{SW}}\right) \times \frac{V_{OUT}}{V_{IN}} = 0.21 \text{A (typ)}$$

During skip-mode operation, the devices skip switch cycles, switching only as needed to service the load. This reduces the switching frequency and associated losses in the internal switch, the synchronous rectifier, and the inductor. In skip mode, to avoid the occasional switch cycle "bursts" (and reduce power losses), a fixed on-time is forecasted using a skip current-limit flag (0.58A, typ). The on-time, even if controlled by COMP, cannot be lower than the time needed for the inductor current to reach 0.58A.

Starting into a Prebiased Output

The devices are capable of safely soft-starting into a prebiased output without discharging the output capacitor. Starting up into a prebiased condition, both low-side and high-side switches remain off to avoid discharging the prebiased output. PWM operation starts only when the SS voltage crosses the FB voltage. During soft-start, zero crossing is activated to avoid reverse current in the device.

Enable Input and Power-Good Output

The devices feature independent device enable control and power-good signals that allow for flexible power sequencing. The enable input (EN) accepts a digital input with a 1.9V (typ) threshold. Apply a voltage exceeding the threshold on EN to enable the regulator, or connect EN to IN for always-on operations. Powergood (PGOOD) is an open-drain output that deasserts (goes high impedance) when VFB is above 0.56V (typ), and asserts low if VFB is below 0.545V (typ).

When the EN voltage is higher than 0.7V (typ) and lower than 1.9V (typ), most of the internal blocks are disabled; only an internal coarse preregulator, including the EN accurate comparator, is kept on. An external voltage-divider from IN to EN to GND can be used to set the device turn-on threshold.

Programmable Soft-Start (SS)

The devices utilize a soft-start feature to slowly ramp up the regulated output voltage to reduce input inrush current during startup. Connect a capacitor from SS to GND to set the startup time (see the *Setting the Soft-Start Time* section for capacitor selection details).

Internal LDO (V_{DD})

The devices include an internal 5V (typ) LDO. V_{DD} is externally compensated with a minimum 1µF, low-ESR

ceramic capacitor. VDD supplies the low-side switch driver, and the internal control logic. The VDD output current limit is 90mA (typ) and a UVLO circuit inhibits switching when VDD falls below 3.75V (typ).

Error Amplifier

A high gain-error amplifier provides accuracy for the voltage feedback loop regulation. Connect the necessary compensation network between COMP and GND (see the *Compensation Design Guidelines* for details). The error-amplifier transconductance is 1.6mS (typ). COMP clamp low is set to 0.68V (typ), just below the slope compensation ramp valley, helping COMP to rapidly return to correct set point during load and line transients.

PWM Comparator

The PWM comparator compares COMP voltage to the current-derived ramp waveform (LX current to COMP voltage transconductance value is 9A/V typ). To avoid instability due to subharmonic oscillations when the duty cycle is around 50% or higher, a slope compensation ramp is added to the current-derived ramp waveform. The compensation ramp (0.667V x 500kHz) for the MAX15066 and (0.667V x 350kHz) for the MAX15166 is equivalent to half of the inductor current down slope in the worst case (load 4A, current ripple 30% and maximum duty-cycle operation of 90%).

Overcurrent Protection and Hiccup Mode

When the converter output is shorted or the device is overloaded, the high-side MOSFET current-limit event (7.7A, typ) turns off the high-side MOSFET and turns on the low-side MOSFET. In addition, the device discharges the SS capacitor (Css) for a fixed period of time (70ns, typ) through the internal SS low-side switch RDS-ON (RSS). If the overcurrent condition persists, the device continues discharging Css until Vss drops below 0.606V and a hiccup event is triggered. The regulator softly resets by pulling COMP low, turning off the high-side and turning on the low-side, until the lowside zero-crossing current threshold is reached. The high-side and low-side MOSFETs remain off and COMP is pulled low for a period equal to 21 times the nominal soft-start time (blanking time). This is obtained by charging SS from 0 to 0.606V with a 5µA (typ) current, and then slowly discharging it back to 0V with a 250nA (typ) current. After the blanking time has elapsed, the device attempts to restart. If the overcurrent fault has cleared, the device resumes normal operation. Otherwise, a new hiccup event is triggered (see the Output Short-Circuit Waveform in the Typical Operating Characteristics).

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

Thermal-Shutdown Protection

The devices contain an internal thermal sensor that limits the total power dissipation in the device and protects it in the event of an extended thermal fault condition. When the die temperature exceeds +160°C (typ), the thermal sensor shuts down the device, turning off the DC-DC converter and the LDO regulator to allow the die to cool. The regulator softly resets by pulling COMP low, discharging soft-start, turning off the high-side and turning on the low-side, until the low-side zero-crossing current threshold is reached. After the die temperature falls by 20°C (typ), the device restarts, using the soft-start sequence.

Applications Information

Setting the Output Voltage

Connect a resistive divider (R1 and R2, see Figure 3) from OUT to FB to GND to set the DC-DC converter output voltage. Choose R1 and R2 so that the DC errors due to the FB input bias current do not affect the output-voltage accuracy. With lower value resistors, the DC error is reduced, but the amount of power consumed in the resistive divider increases. A typical trade-off value for R2 is $10k\Omega,$ but values between $5k\Omega$ and $50k\Omega$ are acceptable. Once R2 is chosen, calculate R1 using:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

where the feedback threshold voltage VFB = 0.606V (typ). When regulating an output of 0.606V, short FB to OUT and keep R2 connected from FB to GND.

Maximum/Minimum Voltage Conversion Ratio

The maximum voltage conversion ratio is limited by the maximum duty cycle (DMAX):

$$\frac{V_{OUT}}{V_{IN}} < D_{MAX} + \frac{D_{MAX} \times V_{DROP2} + (1 - D_{MAX}) \times V_{DROP1}}{V_{IN}}$$

where VDROP1 is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PCB resistances. VDROP2 is an absolute value and the sum of the resistances in the charging path, including the high-side switch, inductor, and PCB resistances.

The minimum voltage conversion ratio is limited by the minimum duty cycle (DMIN):

$$\frac{V_{OUT}}{V_{IN}} > D_{MIN} + \left[D_{MIN} \times \frac{V_{DROP2}}{V_{IN}} + (1 - D_{MIN}) \times \frac{V_{DROP1}}{V_{IN}}\right]$$

where DMIN = fOSC x toN(min); fOSC is 500kHz/350kHz for the MAX15066/MAX15166, respectively, and toN(min) is typically 150ns. See the specifications in the *Electrical Characteristics* table.

Inductor Selection

A larger inductor value results in reduced inductor ripple current, leading to a reduced output ripple voltage. However, a larger inductor value results in either a larger physical size or a higher series resistance (DCR) and a lower saturation current rating. Typically, the inductor value is chosen to have current ripple equal to 30% of load current. Choose the inductor with the following formula:

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where fSW is the internally fixed switching frequency of 500kHz (MAX15066) or 350kHz (MAX15166), and ΔI_L is the estimated inductor ripple current (ΔI_L = LIR x ILOAD, where LIR is the inductor current ratio). In addition, the peak inductor current, IL_PK, must always be below both the minimum high-side current-limit value (7.7A, typ), and the inductor saturation current rating, IL_SAT. Ensure that the following relationship is satisfied:

$$I_{L_PK} = I_{LOAD} + \frac{1}{2} \times \Delta I_{L} < min(I_{HSCL}, I_{L_SAT})$$

Input Capacitor Selection

For a step-down converter, input capacitor C_{IN} helps reduce input ripple voltage, in spite of discontinuous input AC current. Low-ESR capacitors are preferred to minimize the voltage ripple due to ESR.

For low-ESR input capacitors, size CIN using the following formula:

$$C_{IN} = \frac{I_{LOAD}}{f_{SW} \times \Delta V_{IN} \text{ RIPPLE}} \times \frac{V_{OUT}}{V_{IN}}$$

For high-ESR input capacitors, the additional ripple contribution due to ESR ($\Delta V_{IN_RIPPLE_ESR}$) is calculated as follows:

$$\Delta$$
VIN RIPPLE = RESR IN(ILOAD + Δ IL/2)

where RESR_IN is the ESR of the input capacitor. The RMS input ripple current is given by:

$$I_{RIPPLE} = I_{LOAD} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

Output-Capacitor Selection

The key selection parameters for the output capacitor are capacitance, ESR, ESL, and voltage-rating requirements. These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter. The output ripple occurs due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL. Estimate the output-voltage ripple due to the output capacitance, ESR, and ESL as follows:

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)} + V_{RIPPLE(ESL)}$$

where the output ripple due to output capacitance, ESR, and ESL is:

$$\begin{aligned} V_{RIPPLE(C)} = & \frac{\Delta I_{P-P}}{8 \times C_{OUT} \times f_{SW}} \\ V_{RIPPLE(ESR)} = & \Delta I_{P-P} \times ESR \end{aligned}$$

and VRIPPLE(ESL) can be approximated as an inductive divider from LX to GND:

$$V_{RIPPLE (ESL)} = V_{LX} \times \frac{ESL}{I} = V_{IN} \times \frac{ESL}{I}$$

where VLX swings from VIN to GND.

The peak-to-peak inductor current ($\Delta IP-P$) is:

$$\Delta I_{P-P} = \frac{\left(V_{IN} - V_{OUT}\right) \times \left(\frac{V_{OUT}}{V_{IN}}\right)}{L \times f_{SW}}$$

When using ceramic capacitors, which generally have low-ESR, $\Delta V_{RIPPLE(C)}$ dominates. When using electrolytic capacitors, $\Delta V_{RIPPLE(ESR)}$ dominates. Use ceramic capacitors for low ESR and low ESL at the switching frequency of the converter. The ripple voltage due to ESL is negligible when using ceramic capacitors.

As a general rule, a smaller inductor ripple current results in less output ripple voltage. Since inductor ripple current depends on the inductor value and input voltage, the output ripple voltage decreases with larger inductance and increases with higher input voltages. However, the inductor ripple current also impacts transient-response performance, especially at low V_{IN} to V_{OUT} differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step.

Load-transient response also depends on the selected output capacitance. During a load transient, the output instantly changes by ESR x Δ ILOAD. Before the controller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time, the controller responds by regulating the output voltage back to the predetermined value.

Use higher COUT values for applications that require light-load operation or transition between heavy load and light load, triggering skip mode, causing output undershooting or overshooting. When applying the load, limit the output undershooting by sizing COUT according to the following formula:

$$C_{OUT} = \frac{\Delta I_{LOAD}}{3f_{CO} \times \Delta V_{OUT}}$$

where ΔI_{LOAD} is the total load change, f_{CO} is the unity-gain bandwidth (or zero-crossing frequency), and ΔV_{OUT} is the desired output undershooting. When removing the load and entering skip mode, the device cannot control output overshooting, since it has no sink current capability; see the *Skip Mode Frequency and Output Ripple* section to properly size C_{OUT} under this circumstance.

A worst-case analysis in sizing the minimum output capacitance takes the total energy stored in the inductor into account, as well as the allowable sag/soar (undershoot/overshoot) voltage as follows:

$$C_{OUT\,(MIN)} = \frac{L \times \left(I^2_{OUT\,(MAX)} - I^2_{OUT\,(MIN)}\right)}{\left(V_{FIN} + V_{SOAR}\right)^2 - V^2_{INIT}}, \text{voltage soar (overshoot)}$$

$$C_{OUT(MIN)} = \frac{L \times (I^{2}_{OUT(MAX)} - I^{2}_{OUT(MIN)})}{V^{2}_{INIT} - (V_{FIN} - V_{SAG})^{2}}, \text{ voltage sag (undershoot)}$$

where IOUT(MAX) and IOUT(MIN) are the initial and final values of the load current during the worst-case load dump, VINIT is the initial voltage prior to the transient, VFIN is the steady-state voltage after the transient, VSOAR is the allowed voltage soar (overshoot) above VFIN, and VSAG is the allowable voltage sag below VFIN. The terms (VFIN + VSOAR) and (VFIN - VSAG) represent the maximum/minimum transient output voltage reached during the transient, respectively.

Use these equations for initial output-capacitor selection. Determine final values by testing a prototype or an evaluation circuit under the worst-case conditions.

Iskip-limit Iskip-limit Ioad Vout-Ripple Vout-Ripple

Figure 2. Skip Mode Waveform

Skip Mode Frequency and Output Ripple

In skip mode, the switching frequency (fSKIP) and output ripple voltage (VOUT_RIPPLE) shown in Figure 2 are calculated as follows:

ton is the time needed for inductor current to reach SKIP current limit (0.58A, typ):

$$t_{ON} = \frac{L \times I_{SKIP-LIMIT}}{V_{IN} - V_{OUT}}$$
[1]

tOFF1 is the time needed for inductor current to reach the zero current limit (~0A):

$$t_{OFF1} = \frac{L \times I_{SKIP-LIMIT}}{V_{OUT}}$$
 [2]

During ton and toff1 the output capacitor stores a charge equal to (see Figure 2):

$$\begin{split} \Delta Q_{OUT} = & \left[\frac{1}{2} I_{SKIP-LIMIT} \times (t_{ON} + t_{OFF1}) \right] \\ - & \left[I_{LOAD} \times (t_{ON} + t_{OFF1}) \right] \end{split}$$
 [3]

Combining [1], [2] and [3], and solving for ΔQ_{OUT} :

$$L \times I_{SKIP-LIMIT} \times \left(\frac{I_{SKIP-LIMIT}}{2} - I_{LOAD}\right)$$

$$\Delta Q_{OUT} = \frac{\times \left(\frac{1}{V_{IN} - V_{OUT}} + \frac{1}{V_{OUT}}\right)}{2}$$

During tOFF2 (= n x tCK, number of clock cycles skipped), the output capacitor loses this charge or can approximate as:

$$t_{OFF2} = \frac{\Delta Q_{OUT}}{I_{I,OAD}}$$

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

or approximately as:

$$t_{OFF2} = L \times I_{SKIP-LIMIT} \times \left(\frac{1}{V_{IN} - V_{OUT}} + \frac{1}{V_{OUT}}\right) \times \left(\frac{I_{SKIP-LIMIT}}{2} - I_{LOAD}\right)$$

$$I_{LOAD}$$

Finally, frequency in skip mode is:

$$f_{SKIP} = \frac{1}{t_{ON} + t_{OFF1} + t_{OFF2}}$$

Output ripple in skip mode is:

$$V_{OUT-RIPPLE} = V_{COUT-RIPPLE} + V_{ESR-RIPPLE}$$

$$= \frac{(I_{SKIP-LIMIT} - I_{LOAD}) \times t_{ON}}{C_{OUT}} + C_{OUT}$$

$$R_{ESR,COUT} \times (I_{SKIP-LIMIT} - I_{LOAD})$$

To limit output ripple in skip mode, size COUT based on the above formula accordingly. All formulas above are valid for ILOAD < ISKIP-LIMIT.

Compensation Design Guidelines

The devices use a fixed-frequency, peak current-mode control scheme to provide easy compensation and fast transient response. The inductor peak current is monitored on a cycle-by-cycle basis and compared to the COMP voltage (output of the voltage error amplifier). The regulator's duty cycle is modulated based on the inductor's peak current value. This cycle-by-cycle control of the inductor current emulates a controlled current source. As a result, the inductor's pole frequency is shifted beyond the gain bandwidth of the regulator.

System stability is provided with the addition of a simple series capacitor-resistor from COMP to GND. This polezero combination serves to tailor the desired response of the closed-loop system.

The basic regulator loop consists of a power modulator (comprising the regulator's pulse-width modulator, slope compensation ramp, control circuitry, MOSFETs, and inductor), the capacitive output filter and load, an output feedback divider, and a voltage-loop error amplifier with its associated compensation circuitry (see Figure 3).




Figure 3. Peak Current-Mode Regulator Transfer Model

The average current through the inductor is expressed as:

$$\overline{I_L} = G_{MOD} \times \overline{V_{COMP}}$$

where $\overline{I_L}$ is the average inductor current and G_{MOD} is the power modulator's transconductance. For a buck converter:

$$\overline{V_{OUT}} = R_{LOAD} \times \overline{I_L}$$

where R_{LOAD} is the equivalent load resistor value. Combining the above two relationships, the power modulator's transfer function in terms of V_{OUT} with respect to V_{COMP} is:

$$\frac{\overline{V_{OUT}}}{\overline{V_{COMP}}} = \frac{R_{LOAD} \times \overline{I_L}}{\left(\frac{\overline{I_L}}{G_{MOD}}\right)} = R_{LOAD} \times G_{MOD}$$

The peak current-mode controller's modulator gain is attenuated by the equivalent divider ratio of the load resistance and the current-loop gain. GMOD becomes:

$$G_{MOD}(DC) = g_{MC} \times \frac{1}{\left\{1 + \frac{R_{LOAD}}{f_{SW} \times L} \times \left[K_S \times (1-D) - 0.5\right]\right\}}$$

where $R_{LOAD} = V_{OUT/IOUT(MAX)}$, fsw is the switching frequency, L is the output inductance, D is the duty cycle (V_OUT/VIN), and Ks is the slope compensation factor calculated from the following equation:

$$K_S = 1 + \frac{S_{SLOPE}}{S_N} = 1 + \frac{V_{SLOPE} \times f_{SW} \times L \times g_{MC}}{\left(V_{IN} - V_{OUT}\right)}$$

where:

$$S_{SLOPE} = \frac{V_{SLOPE}}{t_{SW}} = V_{SLOPE} \times f_{SW}$$
$$S_{N} = \frac{(V_{IN} - V_{OUT})}{L \times g_{MC}}$$

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

As previously mentioned, the power modulator's dominate pole is a function of the parallel effects of the load resistance and the current-loop gain's equivalent impedance:

$$f_{PMOD} = \frac{1}{2\pi \times C_{OUT} \times \left[ESR + \left(\frac{1}{R_{LOAD}} + \frac{\left[K_{S} \times (1-D) - 0.5 \right]}{f_{SW} \times L} \right)^{-1} \right]}$$

Knowing that the ESR is typically much smaller than the parallel combination of the load and the current loop, e.g.,:

$$ESR << \left(\frac{1}{R_{LOAD}} + \frac{\left[K_{S} \times (1-D) - 0.5\right]}{f_{SW} \times L}\right)^{-1}$$

$$f_{PMOD} \approx \frac{1}{2\pi \times C_{OUT} \times \left(\frac{1}{R_{LOAD}} + \frac{\left[K_{S} \times (1-D) - 0.5\right]}{f_{SW} \times L}\right)^{-1}}$$

This can be expressed as:

$$f_{PMOD} \approx \frac{1}{2\pi \times C_{OUT} \times R_{LOAD}} + \frac{\left[K_S \times (1-D) - 0.5\right]}{2\pi \times f_{SW} \times L \times C_{OUT}}$$

Note: Depending on the application's specifics, the amplitude of the slope compensation ramp could have a significant impact on the modulator's dominate pole. For low duty-cycle applications, it provides additional damping (phase lag) at/near the crossover frequency. See the *Closing the Loop: Designing the Compensation Circuitry* section. There is no equivalent effect on the power modulator zero:

$$f_{ZMOD} = f_{ZESR} = \frac{1}{2\pi \times C_{OLIT} \times ESR}$$

The effect of the inner current loop at higher frequencies is modeled as a double-pole (complex conjugate) frequency term, GSAMPLING(s), as shown:

$$G_{SAMPLING}(s) = \frac{1}{\frac{s^2}{(\pi \times f_{SW})^2} + \frac{s}{\pi \times f_{SW} \times Q_C} + 1}$$

where the sampling effect quality factor, QC, is:

$$Q_{C} = \frac{1}{\pi \times \left[K_{S} \times (1-D) - 0.5\right]}$$

and the resonant frequency is:

$$\omega$$
SAMPLING(s) = $\pi \times fSW$

or:

$$f_{SAMPLING} = \frac{f_{SW}}{2}$$

Having defined the power modulator's transfer function, the total system transfer can be written as follows (Figure 3):

$$Gain(s) = GFF(s) \times GEA(s) \times GMOD(DC) \times GFILTER(s) \times GSAMPLING(s)$$

where:

$$G_{FF}(s) = \frac{R2}{R1 + R2} \times \frac{(sC_{FF}R1 + 1)}{[sC_{FF}(R1 || R2) + 1]}$$

Leaving CFF empty, GFF(s) becomes:

$$G_{FF}(s) = \frac{R2}{R1 + R2}$$

Also:

$$G_{EA}(s) = 10^{AVEA(dB)/20} \times \frac{(sC_CR_C + 1)}{ sC_C(R_C + \frac{10^{AVEA(dB)/20}}{g_{MV}}) + 1}$$

If R_C << $\frac{10^{\text{AVEA}(\text{dB})/20}}{9_{\text{MV}}}$, the equation simplifies to:

$$G_{EA}(s) = 10^{\text{AVEA}(dB)/20} \times \frac{\left(sC_CR_C + 1\right)}{\left[sC_C\left(\frac{10^{\text{AVEA}(dB)/20}}{g_{MV}}\right) + 1\right]}$$

$$G_{FILTER}(s) = R_{LOAD} \times \frac{\left(sC_{OUT}ESR + 1\right)}{\left(sC_{OUT}\left\{\frac{1}{2\pi \times R_{LOAD}} + \frac{\left[K_{S} \times (1-D) - 0.5\right]}{2\pi \times f_{SW} \times L}\right\}^{-1} + 1\right)}$$




Figure 4. Asymptotic Loop Response of Peak Current-Mode Regulator

The dominant poles and zeros of the transfer loop gain are shown below:

$$\begin{split} f_{P1} << & \frac{g_{MV}}{2\pi \times C_C \times 10^{\text{AVEA}(dB)/20}} \\ f_{P2} = & \frac{1}{2\pi \times C_{OUT} \left(\frac{1}{R_{LOAD}} + \frac{\left[K_S \times (1-D) - 0.5 \right]}{f_{SW} \times L} \right)^{-1}} \\ f_{P3} = & \frac{f_{SW}}{2} \\ f_{Z1} = & \frac{1}{2\pi \times C_C R_C} \quad f_{Z2} = \frac{1}{2\pi \times C_{OUT} ESR} \end{split}$$

The order of pole-zero occurrences is:

$$f_{P1} < f_{P2} \le f_{71} < f_{CO} < f_{P3} < f_{72}$$

Note: Under heavy load, fp2 can approach fz1.

Figure 4 shows a graphical representation of the asymptotic system closed-loop response, including dominant pole and zero locations.

The loop response's fourth asymptote (in bold, Figure 4) is the one of interest in establishing the desired crossover frequency (and determining the compensation component values). A lower crossover frequency provides for stable closed-loop operation at the expense of a slower load and line transient response. Increasing the crossover frequency improves the transient response at the (potential) cost of system instability. A standard rule of thumb sets the crossover frequency \leq 1/5 to 1/10 of the switching frequency.

First, select the passive power components that meet the application's requirements. Then, choose the small-signal compensation components to achieve the desired closed-loop frequency response and phase margin as outlined in the *Closing the Loop: Designing the Compensation Circuitry* section.

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

Closing the Loop: Designing the Compensation Circuitry

- 1) Select the desired crossover frequency. Choose fco between 1/5 to 1/10 of fsw.
- 2) Select R_C by setting the system transfer's fourth asymptote gain equal to unity (assuming $f_{CO} > f_{Z1}$, f_{P2} , and f_{P1}). R_C becomes:

$$\begin{split} R_{C} = \frac{R1 + R2}{R2} \times \frac{\left(1 + \frac{R_{LOAD}K_{S}\left[\left(1 - D\right) - 0.5\right]}{L \times f_{SW}}\right)}{g_{MV} \times g_{MC} \times R_{LOAD}} \times 2\pi f_{CO}C_{OUT} \times \\ \left[ESR + \frac{1}{\left(\frac{1}{R_{LOAD}} + \frac{K_{S}\left[\left(1 - D\right) - 0.5\right]}{L \times f_{SW}}\right)}\right] \end{split}$$

and where the ESR is much smaller than the parallel combination of the equivalent load resistance and the current-loop impedance, e.g.,:

$$ESR \ll \frac{1}{\left(\frac{1}{R_{LOAD}} + \frac{K_{S}[(1-D)-0.5]}{L \times f_{SW}}\right)}$$

Rc becomes:

$$R_{C} = \frac{R1 + R2}{R2} \times \frac{2\pi f_{CO} \times C_{OUT}}{g_{MV} \times g_{MC}}$$

3) Select C_C. C_C is determined by selecting the desired first system zero, f_{Z1}, based on the desired phase margin. Typically, setting f_{Z1} below 1/5 of f_{CO} provides sufficient phase margin.

$$f_{Z1} = \frac{1}{2\pi \times C_C R_C} \le \frac{f_{CO}}{5}$$

therefore:

$$C_C \ge \frac{5}{2\pi \times f_{CO} \times R_C}$$

Optional: For low duty-cycle applications, the addition of a phase-leading capacitor (CFF in Figure 3) helps mitigate the phase lag of the damped half-frequency double pole. Adding a second zero near to but below the desired crossover frequency increases both the closed-loop phase margin and the regulator's unity-gain bandwidth (crossover frequency). Select the capacitor as follows:

$$C_{FF} = \frac{1}{2\pi \times f_{CO} \times (R1||R2)}$$

This guarantees the additional phase-leading zero occurs at a frequency lower than $f_{\hbox{\footnotesize{CO}}}$ from:

$$f_{PHASE_LEAD} = \frac{1}{2\pi \times C_{FF} \times R1}$$

Using CFF, the zero-pole order is adjusted as follows:

$$\begin{split} f_{P1} < f_{P2} & \le f_{Z1} < \frac{1}{2\pi C_{FF}R1} < \frac{1}{2\pi C_{FF}(R1 || R2)} \\ & \approx f_{CO} < f_{P3} < f_{Z2} \end{split}$$

Confirm the desired operation of C_{FF} empirically. The phase lead of C_{FF} diminishes as the output voltage is a smaller multiple of the reference voltage, e.g., below about 1V. Do not use C_{FF} when $V_{OUT} = V_{FB}$.

Setting the Soft-Start Time

The soft-start feature ramps up the output voltage slowly, reducing input inrush current during startup. Size the Css capacitor to achieve the desired soft-start time (tss) using:

$$C_{SS} = \frac{I_{SS} \times I_{SS}}{V_{FB}}$$

ISS, the soft-start current, is $5\mu A$ (typ) and VFB, the output feedback voltage threshold, is 0.606V (typ). When using large COUT capacitance values, the high-side current limit can trigger during soft-start period. To ensure the correct soft-start time tss, choose Css large enough to satisfy:

$$C_{SS} >> C_{OUT} \times \frac{V_{OUT} \times I_{SS}}{(I_{HSCL} - I_{OUT}) \times V_{FB}}$$

IHSCL is the typical high-side switch current-limit value.

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

Layout Procedure

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX15066/MAX15166 evaluation kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

- Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane. Connect the signal ground plane to the power ground plane at a single point adjacent to the ground bump of the IC.
- 2) Place capacitors on V_{DD}, IN, and SS as close as possible to the device and the corresponding pin using direct traces. Keep the power ground plane and signal ground plane separate. Connect all GND bumps at only one common point near the input bypass capacitor return terminal.

- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.
- 4) Connect IN, LX, and GND separately to large copper areas to help cool the device to further improve efficiency and long-term reliability.
- 5) For better thermal performance, maximize the copper trace widths for consecutive bumps (LX, IN, GND) using solder mask (SMD) lands.
- 6) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close as possible to the device.
- 7) Route high-speed switching nodes (such as LX and BST) away from sensitive analog areas (such as SS, FB, and COMP).

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	FREQUENCY
MAX15066EWE+	-40°C to +85°C	16 WLP	500kHz
MAX15166EWE+	-40°C to +85°C	16 WLP	350kHz

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns, go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 WLP	W162B2+1	21-0200	_

High-Efficiency, 4A, Step-Down DC-DC Regulators with Internal Power Switches

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/10	Initial release	_
1	Revised the General Description, Absolute Maximum Ratings, Typical Operating Characteristics, and the PWM Comparator, Output-Capacitor Selection, Compensation Design Guidelines, and the Closing the Loop: Designing the Compensation Circuitry sections. Updated Figures 3 and 4.		1, 2, 4, 10, 13, 15–18
2	5/10	Revised the Electrical Characteristics, PWM Comparator, Output Capacitor Selection, Skip Mode Frequency and Output Ripple, Compensation Design Guidelines, Closing the Loop: Designing the Compensation Circuitry, and the Layout Procedure sections and Figures 3 and 4.	3, 11, 13–19
3	9/10	Revised the Electrical Characteristics and PWM Comparator sections.	3, 11
4	5/13	Added MAX15166	1–20
5	1/15	Updated Benefits and Features section	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.