
### ABSOLUTE MAXIMUM RATINGS (Notes 1, 8)

Supply Voltage	
V <sub>IN</sub>	28V
DRV <sub>CC</sub>	
Input Voltage	
IN–	15V to 15V
FB, EN/SHDN0.3V to DR	V <sub>CC</sub> + 0.3V
RBLANK, BLANK (LTC4441 Only)	

OUT Output Current 100mA
Operating Junction Temperature Range
(Note 2)–55°C to 125°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

## PIN CONFIGURATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4441EMSE#PBF	LTC4441EMSE#TRPBF	LTBJQ	10-Lead Plastic MSOP	-40°C to 125°C
LTC4441IMSE#PBF	LTC4441IMSE#TRPBF	LTBJP	10-Lead Plastic MSOP	-40°C to 125°C
LTC4441MPMSE#PBF	LTC4441MPMSE#TRPBF	LTBJP	10-Lead Plastic MSOP	-55°C to 125°C
LTC4441ES8-1#PBF	LTC4441ES8-1#TRPBF	44411	8-Lead Plastic SO	-40°C to 125°C
LTC4441IS8-1#PBF	LTC4441IS8-1#TRPBF	444111	8-Lead Plastic SO	-40°C to 125°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4441EMSE	LTC4441EMSE#TR	LTBJQ	10-Lead Plastic MSOP	-40°C to 125°C
LTC4441IMSE	LTC4441IMSE#TR	LTBJP	10-Lead Plastic MSOP	-40°C to 125°C
LTC4441MPMSE	LTC4441MPMSE#TR	LTBJP	10-Lead Plastic MSOP	-55°C to 125°C
LTC4441ES8-1	LTC4441ES8-1#TR	44411	8-Lead Plastic SO	-40°C to 125°C
LTC4441IS8-1	LTC4441IS8-1#TR	444111	8-Lead Plastic SO	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

### ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$  (Note 2).  $V_{IN} = 7.5V$ , DRV<sub>CC</sub> = 5V, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>DRVCC</sub>	Driver Supply Programmable Range		•	5		8	V
I <sub>VIN</sub>	V <sub>IN</sub> Supply Current	$ \begin{array}{l} {\sf EN}\overline{\sf SHDN} = {\sf OV},  {\sf IN} = {\sf OV} \\ {\sf EN}\overline{\sf SHDN} = {\sf 5V},  {\sf IN} = {\sf OV} \\ {\sf f}_{\sf IN} = {\sf 100kHz},  {\sf C}_{\sf OUT} = {\sf 4}.7{\sf nF}  ({\sf Note} \; {\sf 4}) \end{array} $	•		5 250 3	12 500 6	μΑ μΑ mA
DRV <sub>CC</sub> Regulat	lor			I		l	
V <sub>FB</sub>	Regulator Feedback Voltage	V <sub>IN</sub> = 7.5V		1.11	1.21	1.31	V
ΔV <sub>DRVCC(LINE)</sub>	Regulator Line Regulation	V <sub>IN</sub> = 7.5V to 25V			9	40	mV
$\Delta V_{DRVCC(LOAD)}$	Load Regulation	Load = 0mA to 40mA			-0.1		%
V <sub>DROPOUT</sub>	Regulator Dropout Voltage	Load = 40mA			370		mV
V <sub>UVLO</sub>	FB Pin UVLO Voltage	Rising Edge Falling Edge			1.09 0.97		V V
Input							
V <sub>IH</sub>	IN Pin High Input Threshold	Rising Edge		2	2.4	2.8	V
V <sub>IL</sub>	IN Pin Low Input Threshold	Falling Edge	•	1	1.4	1.8	V
V <sub>IH</sub> -V <sub>IL</sub>	IN Pin Input Voltage Hysteresis	Rising-Falling Edge			1		V
I <sub>INP</sub>	IN Pin Input Current	$V_{IN} = \pm 10V$	•		±0.01	±10	μA
I <sub>EN/SHDN</sub>	EN/SHDN Pin Input Current	$V_{EN/\overline{SHDN}} = 9V$	•		±0.01	±1	μA
V <sub>SHDN</sub>	EN/SHDN Pin Shutdown Threshold	Falling Edge			0.45		V
V <sub>EN</sub>	EN/SHDN Pin Enable Threshold	Rising Edge Falling Edge	•	1.036	1.21 1.09	1.145	V V
V <sub>EN(HYST)</sub>	EN/SHDN Pin Enable Hysteresis	Rising-Falling Edge			0.12		V
Output			·				
R <sub>ONL</sub>	Driver Output Pull-Down Resistance	I <sub>OUT</sub> = 100mA			0.35	0.8	Ω
I <sub>PU</sub>	Driver Output Peak Pull-Up Current	DRV <sub>CC</sub> = 8V			6		A
I <sub>PD</sub>	Driver Output Peak Pull-Down Current	DRV <sub>CC</sub> = 8V			6		A
R <sub>ON(BLANK)</sub>	BLANK Pin Pull-Down Resistance	IN = 0V, I <sub>BLANK</sub> = 100mA LTC4441 Only			11		Ω
V <sub>RBLANK</sub>	RBLANK Pin Voltage	RBLANK = 200kΩ LTC4441 Only			1.3		V
Switching Timi	ing						
t <sub>PHL</sub>	Driver Output High-Low Propagation Delay	C <sub>OUT</sub> = 4.7nF (Note 5)			30		ns
t <sub>PLH</sub>	Driver Output Low-High Propagation Delay	C <sub>OUT</sub> = 4.7nF (Note 5)			36		ns
t <sub>r</sub>	Driver Output Rise Time	C <sub>OUT</sub> = 4.7nF (Note 5)			13		ns
t <sub>f</sub>	Driver Output Fall Time	C <sub>OUT</sub> = 4.7nF (Note 5)			8		ns
t <sub>BLANK</sub>	Driver Output High to BLANK Pin High	RBLANK = $200k\Omega$ (Note 6)			200		ns

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC4441/LTC4441-1 are tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC4441E/LTC4441E-1 are guaranteed to meet performance specifications from 0°C to 85°C operating junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design characterization and correlation with statistical process controls. The LTC4441I/LTC4441I-1 grade are

guaranteed over the  $-40^{\circ}$ C to  $125^{\circ}$ C operating junction temperature range. The LTC4441MP is guaranteed and tested over the full  $-55^{\circ}$ C to  $125^{\circ}$ C operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors. The junction temperature (T<sub>J</sub>, in °C) is calculated from the ambient temperature (T<sub>A</sub>, in °C) and power dissipation (P<sub>D</sub>, in Watts) according to the formula:

$$T_J = T_A + (P_D \bullet \theta_{JA})$$
 where  $\theta_{JA}$  (in °C/W) is the package thermal impedance.



# **ELECTRICAL CHARACTERISTICS**

Note 3: Failure to solder the Exposed Pad of the MSE package to the PC board will result in a thermal resistance much higher than 38°C/W.

Note 4: Supply current in normal operation is dominated by the current needed to charge and discharge the external power MOSFET gate. This current will vary with supply voltage, switching frequency and the external MOSFETs used.


Note 5: Rise and fall times are measured using 10% and 90% levels. Delay times are measured from 50% of input to 20%/80% levels at driver output.

Note 6: Blanking time is measured from 50% of OUT leading edge to 10% of BLANK with a  $1k\Omega$  pull-up at BLANK pin. LTC4441 only. Note 7: Guaranteed by design, not subject to test.

Note 8: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. The junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the maximum operating junction temperature may impair device reliability.

# TYPICAL PERFORMANCE CHARACTERISTICS

4441 G04




4441 G05


125


4441 G03




### **TYPICAL PERFORMANCE CHARACTERISTICS**










OUT Pin Pull-Down Resistance vs Temperature






t<sub>PLH</sub>, t<sub>PHL</sub> vs Temperature






**RISE/FALL Time vs DRV<sub>CC</sub>** 




**RISE/FALL Time vs Temperature** 





44411fa

### **TYPICAL PERFORMANCE CHARACTERISTICS**











V<sub>IN</sub> Standby Supply Current vs Temperature







44411fa

### PIN FUNCTIONS (MSOP/SO-8)

**PGND (Pin 1/Pin 1):** Driver Ground. Connect the  $DRV_{CC}$  bypass capacitor directly to this pin, as close as possible to the IC. In addition, connect the PGND and SGND pins together close to the IC, and then connect this node to the source of the power MOSFET (or current sense resistor) with as short and wide a PCB trace as possible.

**BLANK (Pin 2/NA):** Current Sense Blanking Output. Use this pin to assert a blanking time in the power MOSFET's source current sense signal. The LTC4441 pulls this opendrain output to SGND if the driver output is low. The output becomes high impedance after a programmable blanking time from the driver leading edge output. This blanking time can be adjusted with the RBLANK pin.\*

**RBLANK (Pin 3/NA):** Blanking Time Adjust Input. Connect a resistor from this pin to SGND to set the blanking time. A small resistor value gives a shorter delay. Leave this pin floating if the BLANK pin is not used.\*

**SGND (Pin 4/Pin 2):** Signal Ground. Ground return for the DRV<sub>CC</sub> regulator and low power circuitry.

**IN (Pin 5/Pin 3):** Driver Logic Input. This is the noninverting driver input under normal operating conditions.

\*Available only on the 10-lead version of the LTC4441.

**EN/SHDN** (Pin 6/Pin 4): Enable/Shutdown Input. Pulling this pin above 1.21V allows the driver to switch. Pulling this pin below 1.09V forces the driver output to go low. Pulling this pin below 0.45V forces the LTC4441/LTC4441-1 into shutdown mode; the DRV<sub>CC</sub> regulator turns off and the supply current drops below 12 $\mu$ A.

**FB (Pin 7/Pin 5):** DRV<sub>CC</sub> Regulator Feedback Input. Connect this pin to the center tap of an external resistive divider between DRV<sub>CC</sub> and SGND to program the DRV<sub>CC</sub> regulator output voltage. To ensure loop stability, use the value of  $330k\Omega$  for the top resistor, R1.

 $V_{IN}$  (Pin 8/Pin 6): Main Supply Input. This pin powers the DRV<sub>CC</sub> linear regulator. Bypass this pin to SGND with a 1µF ceramic, tantalum or other low ESR capacitor in close proximity to the LTC4441/LTC4441-1.


**DRV<sub>CC</sub> (Pin 9/Pin 7):** Linear Regulator Output. This output pin powers the driver and the control circuitry. Bypass this pin to PGND using a  $10\mu$ F ceramic, low ESR (X5R or X7R) capacitor in close proximity to the LTC4441/LTC4441-1.

OUT (Pin 10/Pin 8): Driver Output.

**GND (Exposed Pad Pin 11/NA):** Ground. The exposed pad must be soldered to the PCB ground.



# **BLOCK DIAGRAM**





#### Overview

Power MOSFETs generally account for the majority of power lost in a converter. It is important to choose not only the type of MOSFET used, but also its gate drive circuitry. The LTC4441/LTC4441-1 is designed to drive an N-channel power MOSFET with little efficiency loss. The LTC4441/ LTC4441-1 can deliver up to 6A of peak current using a combined NPN Bipolar and MOSFET output stage. This helps to turn the power MOSFET fully "on" or "off" with a very brief transition region.

The LTC4441/LTC4441-1 includes a programmable linearregulator to regulate the gate drive voltage. This regulator provides the flexibility to use either standard threshold or logic level MOSFETs.

### DRV<sub>CC</sub> Regulator

An internal, P-channel low dropout linear regulator provides the DRV<sub>CC</sub> supply to power the driver and the pre-driver logic circuitry as shown in Figure 1. The regulator output voltage can be programmed between 5V and 8V with an external resistive divider between DRV<sub>CC</sub> and SGND and a center tap connected to the FB pin. The regulator needs an R1 value of around 330k to ensure loop stability; the value of R2 can be varied to achieve the required DRV<sub>CC</sub> voltage:

$$R2 = \frac{406k}{DRV_{CC} - 1.21V}$$

The DRV<sub>CC</sub> regulator can supply up to 100mA and is short-circuit protected. The output must be bypassed to the PGND pin in very close proximity to the IC pins with a minimum of 10 $\mu$ F ceramic, low ESR (X5R or X7R) capacitor. Good bypassing is necessary as high transient supply currents are required by the driver. If the input supply voltage, V<sub>IN</sub>, is close to the required gate drive voltage, this regulator can be disabled by connecting the DRV<sub>CC</sub> and FB pins to V<sub>IN</sub>.




Figure 1. DRV<sub>CC</sub> Regulator

The LTC4441/LTC4441-1 monitors the FB pin for  $DRV_{CC}$ 's UVLO condition (UVLO in Figure 1). During power-up, the driver output is held low until the  $DRV_{CC}$  voltage reaches 90% of the programmed value. Thereafter, if the  $DRV_{CC}$  voltage drops more than 20% below the programmed value, the driver output is forced low.

#### Logic Input Stage

The LTC4441/LTC4441-1 driver employs TTL/CMOS compatible input thresholds that allow a low voltage digital signal to drive standard power MOSFETs. The LTC4441/ LTC4441-1 contains an internal voltage regulator that biases the input buffer, allowing the input thresholds ( $V_{IH}$ = 2.4V,  $V_{IL}$  = 1.4V) to be independent of the programmeddriver supply, DRV<sub>CC</sub>, or the input supply,  $V_{IN}$ . The 1V hysteresis between  $V_{IH}$  and  $V_{II}$  eliminates false triggering due to noise during switching transitions. However, care should be taken to isolate this pin from any noise pickup, especially in high frequency, high voltage applications. The LTC4441/LTC4441-1 input buffer has high input impedance and draws negligible input current, simplifying the drive circuitry required for the input. This input can withstand voltages up to 15V above and below ground. This makes the chip more tolerant to ringing on the input digital signal caused by parasitic inductance.



#### **Driver Output Stage**

A simplified version of the LTC4441/LTC4441-1's driveroutput stage is shown in Figure 2.




Figure 2. Driver Output Stage

The pull-up device is the combination of an NPN transistor, Q1, and a P-channel MOSFET, P1. This provides both the ability to swing to rail (DRV<sub>CC</sub>) and deliver large peak charging currents.

The pull-down device is an N-channel MOSFET, N1, with a typical on resistance of  $0.35\Omega$ . The low impedance of N1 provides fast turn-off of the external power MOSFET and holds the power MOSFET's gate low when its drain voltage switches. When the power MOSFET's gate is pulled low (gate shorted to source through N1) by the LTC4441/LTC4441-1, its drain voltage is pulled high by its load (e.g., inductor or resistor). The slew rate of the drain voltage causes current to flow to the MOSFET's gate through its gate-to-drain capacitance. If the MOSFET driver does not have sufficient sink current capability (low output impedance), the current through the power MOSFET's C<sub>GD</sub> can momentarily pull the gate high and turn the MOSFET back on.

A similar situation occurs during power-up when V<sub>IN</sub> isramping up with the DRV<sub>CC</sub> regulator output still low. N1 is off and the driver output, OUT, may momentarily pull high through the power MOSFET's C<sub>GD</sub>, turning on the power MOSFET. The N-channel MOSFETs N2 and N3,shown in Figure 2, prevent the driver output from going high in this situation. If DRV<sub>CC</sub> is low, N3 is off. If OUT is pulled high through the power MOSFET's C<sub>GD</sub>, the gate of N2 gets pulled high through R0. This turns N2 on, which then pulls OUT low. Once DRV<sub>CC</sub> is >1V, N3 turns on to hold the N2 gate low, thus disabling N2. The pre-driver that drives Q1, P1 and N1 uses an adaptive method to minimize cross-conduction currents. This is done with a 5ns nonoverlapping transition time. N1 is fully turned off before Q1 is turned on and vice-versa using this 5ns buffer time. This minimizes any cross-conduction currents while Q1 and N1 are switching on and off without affecting their rise and fall times.

#### Thermal Shutdown

The LTC4441/LTC4441-1 has a thermal detector that disables the DRV<sub>CC</sub> regulator and pulls the driver output low when activated. If the junction temperature exceeds150°C, the driver pull-up devices, Q1 and P1, turn off while the pull-down device, N1, turns on briskly for 200ns to quickly pull the output low. The thermal shutdown circuit has 20°C of hysteresis.

#### Enable/Shutdown Input


The EN/SHDN pin serves two functions. Pulling this pin below 0.45V forces the LTC4441/LTC4441-1 into shutdown mode. In shutdown mode, the internal circuitry and the DRV<sub>CC</sub> regulator are off and the supply current drops to <12 $\mu$ A. If the input voltage is between 0.45V and 1.21V, the DRV<sub>CC</sub> regulator and internal circuit power up but the driver output stays low. If the input goes above 1.21V, the driver starts switching according to the input logic signal. The driver enable comparator has a small hysteresis of 120mV.

### Blanking

In some switcher applications, a current sense resistor is placed between the low side power MOSFET's source terminal and ground to sense the current in the MOSFET. With this configuration, the switching controller must incorporate some timing interval to blank the ringing onthe current sense signal immediately after the MOSFET is turned on. This ringing is caused by the parasitic inductance and capacitance of the PCB trace and the MOSFET. The duration of the ringing is thus dependent on the PCB layout and the components used and can be longer than the blanking interval provided by the controller.



The 10-Lead LTC4441 includes an open-drain output that can be used to extend this blanking interval. The 8-Lead LTC4441-1 does not have this blanking function. Figure 3 shows the BLANK pin connection. The BLANK pin is connected directly to the switching controller's SENSE<sup>+</sup> input. Figure 4 shows the blanking waveforms. If the driver input is low, the external power MOSFET is off and MB turns on to hold SENSE<sup>+</sup> low. If the driver input goes high, the power MOSFET turns on after the driver's propagation delay. MB remains on, attenuating the ringing seen by the controller's SENSE<sup>+</sup> input. After the programmed blanking time, MB turns off to enable the current sense signal. MB is designed to turn on and turn off at a controlled slew rate. This is to prevent the gate switching noise from coupling into the current sense signal.



The blanking interval can be adjusted using resistor R7 connected to the RBLANK pin. A small resistance value gives a shorter interval with a default minimum of 75ns.

The value of the resistor R4 and the on-resistance of MB (typically  $11\Omega$ ) form a resistive divider attenuating the ringing. R4 needs to be large for effective blanking, but not so large as to cause delay to the sense signal. A resistance value of 1k to 10k is recommended.

For optimum performance, the LTC4441/LTC4441-1 should be placed as close as possible to the powerMOSFET and current sense resistor, R3.




Figure 4. Blanking Waveforms

#### **Power Dissipation**

To ensure proper operation and long-term reliability, the LTC4441/LTC4441-1 must not operate beyond its maximum temperature rating. The junction temperature can be calculated by:

$$I_{Q(TOT)} = I_Q + f \bullet Q_G$$
$$P_D = V_{IN} \bullet (I_Q + f \bullet Q_G)$$
$$T_I = T_A + P_D \bullet \theta_{IA}$$

where:

 $I_Q = LTC4441/LTC4441-1$  static quiescent current, typically 250µA

*f* = Logic input switching frequency

 $Q_G$  = Power MOSFET total gate charge at corresponding  $V_{GS}$  voltage equal to  $DRV_{CC}$ 

V<sub>IN</sub> = LTC4441/LTC4441-1 input supply voltage

T<sub>J</sub> = Junction temperature

T<sub>A</sub> = Ambient temperature

 $\theta_{JA}$  = Junction-to-ambient thermal resistance. The 10-pin MSOP package has a thermal resistance of  $\theta_{JA}$  = 38°C/W.



The total supply current,  $I_{Q(TOT)}$ , consists of the LTC4441/ LTC4441-1's static quiescent current,  $I_Q$ , and the current required to drive the gate of the power MOSFET, with thelatter usually much higher than the former. The dissipated power,  $P_D$ , includes the efficiency loss of the DRV<sub>CC</sub> regulator. With a programmed DRV<sub>CC</sub>, a high V<sub>IN</sub> results in higher efficiency loss.

As an example, consider an application with  $V_{IN} = 12V$ . The switching frequency is 300kHz and the maximum ambient temperature is 70°C. The power MOSFET chosen is three pieces of IRFB31N20D, which has a maximum  $R_{DS(ON)}$  of 82m $\Omega$  (at room temperature) and a typical total gatecharge of 70nC (the temperature coefficient of the gate charge is low).

 $I_{Q(TOT)} = 500\mu A + 210nC \cdot 300 kHz = 63.5 mA$ 

 $P_{IC} = 12V \cdot 63.5mA = 0.762W$ 

 $T_J = 70^{\circ}C + 38^{\circ}C/W \bullet 0.762W = 99^{\circ}C$ 

This demonstrates how significant the gate charge current can be when compared to the LTC4441/LTC4441-1's static quiescent current. To prevent the maximum junction temperature from being exceeded, the input supply current must be checked when switching at high  $V_{IN}$ . A tradeoff between the operating frequency and the size of the power MOSFET may be necessary to maintain areliable LTC4441/LTC4441-1 junction temperature. Prior to lowering the operating frequency, however, be sure to check with power MOSFET manufacturers for their innovations on low  $Q_G$ , low  $R_{DS(ON)}$  devices. Power MOSFET manufacturing technologies are continually improving, with newer and better performing devices being introduced.


#### PC Board Layout Checklist

When laying out the printed circuit board, the followingchecklist should be used to ensure proper operation of the LTC4441/LTC4441-1:

- A. Mount the bypass capacitors as close as possible between the  $DRV_{CC}$  and PGND pins and between the  $V_{IN}$ and SGND pins. The PCB trace loop areas should be tightened as much as possible to reduce inductance.
- B. Use a low inductance, low impedance ground plane to reduce any ground drop. Remember that the LTC4441/LTC4441-1 switches 6A peak current and any significant ground drop will degrade signal integrity.
- C. Keep the PCB ground trace between the LTC4441/ LTC4441-1 ground pins (PGND and SGND) and the external current sense resistor as short and wide as possible.
- D. Plan the ground routing carefully. Know where the large load switching current paths are. Maintain separate ground return paths for the input pin and output pin to avoid sharing small-signal ground with large load ground return. Terminate these two ground traces only at the GND pin of the driver (STAR network).
- E. Keep the copper trace between the driver output pin andthe load short and wide.
- F. Place the small-signal components away from the high frequency switching nodes. These components include the resistive networks connected to the FB, RBLANK and EN/SHDN pins.



### PACKAGE DESCRIPTION



MSE Package 10-Lead Plastic MSOP (Reference LTC DWG # 05-08-1664 Rev G)

2. DRAWING NOT TO SCALE

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE


5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

6. EXPOSED PAD DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD

SHALL NOT EXCEED 0.254mm (.010") PER SIDE.



# PACKAGE DESCRIPTION



S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



### **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	03/11	Added MP-grade part. Changes reflected throughout the data sheet.	1-16



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC4440/ LTC4440-5	High Voltage, High Speed, High Side N-Channel Gate Driver	Up to 80V Supply Voltage, $8V \le V_{CC} \le 15V$ , 2.4A Peak Pull-Up/1.5 $\Omega$ Peak Pull-Down
LTC4442	High Speed Synchronous N-Channel MOSFET Driver	Up to 38V Supply Voltage, $6V \le V_{CC} \le 9.5V$
LTC4449	High Speed Synchronous N-Channel MOSFET Driver	Up to 38V Supply Voltage, $4.5V \le V_{CC} \le 6.5V$
LTC4444/ LTC4444-5	High Voltage Synchronous N-Channel MOSFET Driver with Shoot Thru Protection	Up to 100V Supply Voltage, 4.5V/7.2V $\leq$ V_{CC} $\leq$ 13.5V, 3A Peak Pull-Up/0.55 $\Omega$ Peak Pull-Down
LTC4446	High Voltage Synchronous N-Channel MOSFET Driver without Shoot Thru Protection	Up to 100V Supply Voltage, 7.2V $\leq$ V <sub>CC</sub> $\leq$ 13.5V, 3A Peak Pull-Up/0.55 $\Omega$ Peak Pull-Down
LTC1154	High Side Micropower MOSFET Driver Up to 18V Supply Voltage, 85µA Quiescent Current, Internal Charge Pu	

