
ABSOLUTE MAXIMUM RATINGS (Note 1, 2)

Terminal Voltages	
V1, V2	0.3V to 7V
S1, S2, T0L	0.3V to $(V_{CC} + 0.3V)$
RST	0.3V to 7V
RST (LTC2904)	0.3V to 7V
TMR (LTC2905)	0.3V to 7V

Operating Temperature Range	
LTC2904C/LTC2905C	0°C to 70°C
LTC2904I/LTC2905I	40°C to 85°C
LTC2905H	40°C to 125°C
Storage Temperature Range	65°C to 150°C
TSOT Lead Temperature (Soldering	, 10 sec)300°C

PIN CONFIGURATION



ORDER INFORMATION

Lead Free Finish

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2904CDDB#TRMPBF	LTC2904CDDB#TRPBF	LBCZ	8-Lead (3mm × 2mm) Plastic DFN	0°C to 70°C
LTC2904IDDB#TRMPBF	LTC2904IDDB#TRPBF	LBDB	8-Lead (3mm × 2mm) Plastic DFN	-40°C to 85°C
LTC2905CDDB#TRMPBF	LTC2905CDDB#TRPBF	LAJF	8-Lead (3mm × 2mm) Plastic DFN	0°C to 70°C
LTC2905HDDB#TRMPBF	LTC2905HDDB#TRPBF	LBCY	8-Lead (3mm × 2mm) Plastic DFN	-40°C to 125°C
LTC2905IDDB#TRMPBF	LTC2905IDDB#TRPBF	LBCY	8-Lead (3mm × 2mm) Plastic DFN	-40°C to 85°C
LTC2904CTS8#TRMPBF	LTC2904CTS8#TRPBF	LTBCJ	8-Lead Plastic TSOT-23	0°C to 70°C
LTC2904ITS8#TRMPBF	LTC2904ITS8#TRPBF	LTBCK	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC2905CTS8#TRMPBF	LTC2905CTS8#TRPBF	LTAJD	8-Lead Plastic TSOT-23	0°C to 70°C
LTC2905HTS8#TRMPBF	LTC2905HTS8#TRPBF	LTAJE	8-Lead Plastic TSOT-23	-40°C to 125°C
LTC2905ITS8#TRMPBF	LTC2905ITS8#TRPBF	LTAJE	8-Lead Plastic TSOT-23	-40°C to 85°C

TRM = 500 pieces. *Temperature grades are identified by a label on the shipping container.

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. V1 = 2.5V, V2 = 1V, S1 = T0L = V1, S2 = 0V, unless otherwise noted. (Notes 2, 3)

VRT50 5V, 5% Reset Threshold 5V, 7.5% Reset Threshold 5V, 7.5% Reset Threshold 5V, 7.5% Reset Threshold 6V, 10% Reset Threshold 7V, 10% Reset Threshold 8.3V, 7.5% Reset Threshold 8.3V, 7.5% Reset Threshold 8.3V, 7.5% Reset Threshold 8.3V, 10% Reset Threshold 8.3V, 10% Reset Threshold 8.5V, 7.5% Reset Threshold 9.5V, 7.5V, 7.5% Reset Threshold 9.5V, 7.5V, 7.5% Reset Threshold 9.5V, 7.5V, 7.5V, 7.5V, 7.5V, 7.5V,	4.550 4.425 66 3.086 64 3.003 71 2.921 70 2.338 88 2.275 75 2.213 76 1.683 1 1.638 1 1.593 10 1.403	4.750 4.625 4.500 3.135 3.053 2.970 2.375 2.313 2.250 1.710 1.665 1.620	V V V V V V V V V V V V V V V V V V V
V _{RT33} 3.3V, 5% Reset Threshold V1, V2 Input Threshold 3.03 3.3V, 7.5% Reset Threshold 2.95 V _{RT25} 2.5V, 5% Reset Threshold V1, V2 Input Threshold 2.30 2.5V, 7.5% Reset Threshold 2.5V, 7.5% Reset Threshold 2.23 V _{RT18} 1.8V, 5% Reset Threshold V2 Input Threshold 1.65 V _{RT18} 1.8V, 7.5% Reset Threshold 1.61	3.086 3.003 11 2.921 10 2.338 18 2.275 15 2.213 16 1.683 1 1.638 16 1.593	3.135 3.053 2.970 2.375 2.313 2.250 1.710 1.665 1.620	V V V V V V
V _{RT25} 2.5V, 5% Reset Threshold V1, V2 Input Threshold 2.30 2.5V, 7.5% Reset Threshold 2.23 V _{RT18} 1.8V, 5% Reset Threshold V2 Input Threshold 1.65 1.8V, 7.5% Reset Threshold 1.61 1.61	2.338 2.275 5 2.213 66 1.683 1 1.638 66 1.593	2.375 2.313 2.250 1.710 1.665 1.620	V V V
1.8V, 7.5% Reset Threshold • 1.61	1.683 1 1.638 66 1.593 0 1.403	1.710 1.665 1.620	V
			V
V _{RT15} 1.5V, 5% Reset Threshold 1.5V, 7.5% Reset Threshold 1.5V, 10% Reset Threshold 1.5V, 10% Reset Threshold 1.38		1.425 1.388 1.350	V V V
V _{RT12} 1.2V, 5% Reset Threshold 1.2V, 7.5% Reset Threshold 1.2V, 10% Reset Threshold 1.2V, 10% Reset Threshold 1.2V, 10% Reset Threshold 1.04	4 1.092	1.140 1.110 1.080	V V V
V _{RT10} 1V, 5% Reset Threshold 1V, 7.5% Reset Threshold 0.92 1V, 10% Reset Threshold 0.89 0.89	0.910	0.950 0.925 0.900	V V V
V _{CCMIN} Minimum Internal Operating Voltage (Note 2) RST in Correct Logic State		1	V
I _{V1} V1 Input Current Includes Input Current to Three-State Pins	65	130	μΑ
I _{V2} V2 Input Current	0.4	1.0	μΑ
$I_{TMR(UP)}$ TMR Pull-Up Current LTC2905 $V_{TMR} = 0V$ \bullet -1.	5 –2.1	-2.7	μА
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		2.7 2.7	μA μA
t _{RST} Reset Timeout Period LTC2904 • 140	200	260	ms
t _{RST} Reset Timeout Period LTC2905 C _{TMR} = 22nF		260 295	ms ms
t _{UV} Vx Undervoltage Detect to Vx Less than Reset Threshold V _{RTX} by More than 1%	150		μѕ
V_{OL} Output Voltage Low RST, \overline{RST}	0.15 0.05	0.4 0.3	V
V_{OH} Output Voltage High RST, \overline{RST} $I = -1μA$ V_{CC} V_{CC}	-1		V
Three-State Inputs S1, S2, TOL			
V _{IL} Low Level Input Voltage ●		0.4	V
V _{IH} High Level Input Voltage ● 1.4			V
V _Z Pin Voltage When Left in Open State	0.9	1.1	V V V
2905H	5 0.9	1.15	V
I _{VPG} Programming Input Current (Note 6)		±25	μA

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The greater of V1, V2 is the internal supply voltage (V_{CC}) .

Note 3: All currents into pins are positive; all voltages are referenced to GND unless otherwise noted.


Note 4: For reset thresholds test conditions refer to the voltage threshold programming table in the Applications Information section.

Note 5: The output pins \overline{RST} and RST have an internal pull-up to V_{CC} of typically -6µA. However, an external pull-up resistor may be used when faster rise time is required or for V_{OH} voltages greater than V_{CC} .

Note 6: The input current to the three-state input pins are the pull-up and the pull-down current when the pins are either set to V1 or GND respectively. In the open state, the maximum leakage current to V1 or GND permissible is 10µA.

TYPICAL PERFORMANCE CHARACTERISTICS

Specifications are at $T_A = 25$ °C unless otherwise noted.



10%

25

TEMPERATURE (°C)

50

75


100

5V Threshold Voltage

3.120 5% THRESHOLD VOLTAGE, VRT33 (V) 3.020 2.920 2.920 7.5% 10% 2 870

-50

-25






0

4.40 4.35

-50

-25





0

25

TEMPERATURE (°C)


50

75


29045 G02

3.3V Threshold Voltage

vs Temperature



1.2V Threshold Voltage vs Temperature




29045fd




TYPICAL PERFORMANCE CHARACTERISTICS

Specifications are at $T_A = 25$ °C unless otherwise noted.


1V Threshold Voltage vs Temperature




I_{V1} vs Temperature




I_{V2} vs Temperature




I_{V2} vs Temperature




Typical Transient Duration vs Comparator Overdrive (V1, V2)




Reset Time Out Period (t_{RST}) vs Capacitance (C_{TMR})




Reset Timeout Period (t_{RST}) vs Temperature



RST Output Voltage vs V1



RST Output Voltage vs V1



29045fd


TYPICAL PERFORMANCE CHARACTERISTICS

29045 G16


Specifications are at $T_A = 25^{\circ}C$ unless otherwise noted.

RST Output Voltage vs V1 V2 = S1 = S2 = TOL = V1 10pF CAPACITOR AT RST RST OUTPUT VOLTAGE (V) 3 2 0 0 2 3 4 5 V1 (V)


RST Pull-Down Current (I_{RST}) vs Supply Voltage (V_{CC}) V2 = S1 = S2 = T0L = V1 N0 PULL-UP R RST AT 150mV




RST Pull-Down Current (I_{RST}) vs Supply Voltage (V_{CC})




RST Output Voltage Low (Vol) vs RST Pull-Down Current (IRST)




RST Output Voltage Low (Vol) vs RST Pull-Down Current (IRST)




RST Pull-Up Current (I_{RST}) vs Supply Voltage (V_{CC})




RST Pull-Up Current (I_{RST}) vs Supply Voltage (V_{CC})



RST Output Voltage High (VoH) vs RST Output Source Current (I_{RST})



RST Output Voltage High (V_{OH}) vs RST Output Source Current (IRST)




29045fd






TYPICAL PERFORMANCE CHARACTERISTICS

Specifications are at $T_A = 25^{\circ}C$ unless otherwise noted.





PIN FUNCTIONS (TS8/DDB8)

V2 (**Pin 1/Pin 4**): Voltage Input 2. Input for V2 monitor. Select from 3.3V, 2.5V, 1.8V, 1.5V, 1.2V or 1.0V. Refer to Table 1 for details. The greater of V1, V2 is also the internal supply voltage, V_{CC} . Bypass this pin to ground with a 0.1 μ F (or greater) capacitor.

RST (Pin 2/Pin 3): (LTC2904 Only) Reset Logic Output. When all voltage inputs are above the reset threshold for at least the programmed delay time, this pin pulls low. This pin has a weak pull-up to V_{CC} and may be pulled above V_{CC} using an external pull-up.

TMR (Pin 2/Pin 3): (LTC2905 Only) Reset Delay Time Programming Pin. Attach an external capacitor (C_{TMR}) to GND to set a reset delay time of 9ms/nF. Leaving the pin open generates a minimum delay of approximately 200 μ s. A 22nF capacitor will generate a 200ms reset delay time.

RST (Pin 3/Pin 2): Inverted Reset Logic Output. Pulls low when any voltage input is below the reset threshold and is held low for programmed delay time after all voltage inputs

are above threshold. This pin has a weak pull-up to V_{CC} and may be pulled above V_{CC} using an external pull-up.

GND (Pin 4/Pin 1, Pin 9): Ground.


TOL (Pin 5/Pin 8): Three-state Input for Supply Tolerance Selection (5%, 7.5% or 10%). See the Applications Information section for tolerance selection chart (Table 2).


S1 (Pin 6/Pin 7): Voltage Threshold Select Three-State Input. Connect to V1, GND or leave unconnected in open state (See Table 1).

S2 (Pin 7/Pin 6): The Second Voltage Threshold Select Three-State Input. Connect to V1, GND or leave unconnected in open state (See Table 1).

V1 (Pin 8/Pin 5): Voltage Input 1. Input for V1 monitor. Select from 5V, 3.3V, or 2.5V. See Table 1 for details. The greater of V1, V2 is also the internal supply voltage, V_{CC} . Bypass this pin to ground with a $0.1\mu F$ (or greater) capacitor.


BLOCK DIAGRAM





TIMING DIAGRAM

V_X Monitor Timing



APPLICATIONS INFORMATION

Supply Monitoring

The LTC2904/LTC2905 are low power, high accuracy dual supply monitors with a common reset output and selectable thresholds. Reset delay is set to a nominal of 200ms for the LTC2904 and is adjustable using an external capacitor for the LTC2905.

The two 3-state input pins (S1 and S2) select one of nine possible threshold voltage combinations. Another three-state input pin sets the supply tolerance (5%, 7.5% or 10%). Both input voltages (V1 and V2) must be above predetermined thresholds for the reset not to be invoked. The LTC2904/LTC2905 assert the reset outputs during power-up, power-down and brownout conditions on either of the voltage inputs.

Power-Up

The greater of V1, V2 is the internal supply voltage (V_{CC}). V_{CC} powers the drive circuits for the \overline{RST} pin. Therefore as soon as V1 or V2 reaches 1V during power-up, the \overline{RST} output asserts low.

 V_{CC} also powers the drive circuits for the RST pin in the LTC2904. Therefore, RST weakly pulls high when V1 or V2 reaches at least 1V.

Threshold programming is complete when V1 reaches at least 2.17V. After programming, if either V1 or V2 falls below its programmed threshold, \overline{RST} asserts low (RST weakly pulls high) as long as V_{CC} is at least 1V.

Once V1 and V2 rise above their thresholds, an internal timer is started. After the programmed delay time, \overline{RST} weakly pulls high (RST asserts low).

APPLICATIONS INFORMATION

Power-Down

On power-down, once either V1 or V2 inputs drops below its threshold, \overline{RST} asserts logic low and RST weakly pulls high. V_{CC} of at least 1V guarantees a logic low of 0.4V at \overline{RST} .

Programming Pins

The three 3-state input pins: S1, S2 and TOL should be connected to GND, V1 or left unconnected during normal operation. Note that when left unconnected, the maximum leakage current allowable from the pin to either GND or V1 is 10μ A.

In margining applications, all the 3-state input pins can be driven using a tri-state buffer. Note however the low and high output of the tri-state buffer has to satisfy the V_{IL} and V_{IH} of the 3-state pin listed in the Electrical Characteristics Table. Moreover, when the tri-state buffer is in the high impedance state, the maximum leakage current allowed from the pin to either GND or V1 is $10\mu A$.

Monitor Programming

Connecting S1 and S2 to GND, V1 or leaving them open selects the LTC2904/LTC2905 input voltage combinations. Table 1 shows the nine possible combinations of nominal input voltages and their corresponding S1, S2 connections.

Table 1. Voltage Threshold Programming

iable 1. voltage infolicia i regramming			
V2	S 1	\$2	
3.3	V1	V1	
2.5	Open	GND	
1.8	V1	Open	
1.5	Open	V1	
1.2	Open	Open	
1.8	GND	GND	
1.5	GND	Open	
1.2	GND	V1	
1.0	V1	GND	
	V2 3.3 2.5 1.8 1.5 1.2 1.8 1.5 1.2	V2 S1 3.3 V1 2.5 Open 1.8 V1 1.5 Open 1.2 Open 1.8 GND 1.5 GND 1.2 GND	

Note: Open = open circuit or driven by a three state buffer in high impedance state with leakage current less than 10μ A.

Tolerance Programming

The three-state input pin, TOL programs the common supply tolerance for both V1 and V2 input voltages (5%, 7.5% or 10%). The larger the tolerance the lower the trip threshold. Table 2 shows the tolerances selection corresponding to a particular connection at the TOL pin.

Table 2. Tolerance Programming

Tolerance	TOL
5%	V1
7.5%	Open
10%	GND

Threshold Accuracy

Reset threshold accuracy is of the utmost importance in a supply sensitive system. Ideally such a system should not reset while supply voltages are within a specified margin below the rated nominal level. Both of the LTC2904/LTC2905 inputs have the same relative threshold accuracy. The specification for LTC2904/LTC2905 is $\pm 1.5\%$ of the programmed nominal input voltage (over the full operating temperature range).

For example, when the LTC2904/LTC2905 are programmed to handle a 5V input with 10% tolerance (S1 = S2 = V1 and TOL = GND, refer to Table 1 and Table 2), it does not issue a reset command when V1 is above 4.5V. The typical 10% trip threshold is at 11.5% below the nominal input voltage level. Therefore, the typical trip threshold for the 5V input is 4.425V. With $\pm 1.5\%$ accuracy, the trip threshold range is 4.425V ± 75 mV over temperature (i.e. 10% to 13% below 5V). This implies that the monitored system must operate reliably down to 4.35V over temperature.

The same system using a supervisor with only $\pm 2.5\%$ accuracy needs to work reliably down to 4.25V (4.375V $\pm 125mV$) or 15% below 5V, requiring the monitored system to work over a much wider operating voltage range.



APPLICATIONS INFORMATION

In any supervisory application, supply noise riding on the monitored DC voltage can cause spurious resets, particularly when the monitored voltage is near the reset threshold. A less desirable but common solution to this problem is to introduce hysteresis around the nominal threshold. Notice however, this hysteresis introduces an error term in the threshold accuracy. Therefore, a $\pm 2.5\%$ accurate monitor with $\pm 1.0\%$ hysteresis is equivalent to a $\pm 3.5\%$ monitor with no hysteresis.

The LTC2904/LTC2905 takes a different approach to solve this problem of supply noise causing spurious reset. The first line of defense against this spurious reset is a first order low pass filter at the output of the comparator. Thus, the comparator output goes through a form of integration before triggering the output logic. Therefore, any kind of transient at the input of the comparator needs to be of sufficient magnitude and duration before it can trigger a change in the output logic.

The second line of defense is the programmed delay time tRST (200ms for LTC2904 and using an external capacitor for LTC2905). This delay will eliminate the effect of any supply noise whose frequency is above $1/t_{RST}$ on the \overline{RST} and RST output.

When either V1 or V2 drops below its programmed threshold, the \overline{RST} pin asserts low (RST weakly pulls high). Then when the supply recovers above the programmed threshold, the reset-pulse-generator timer starts counting.

If the supply remains above the programmed threshold when the timer finishes counting, the \overline{RST} pin weakly pulls high (RST asserts low). However, if the supply falls below the programmed threshold any time during the period when the timer is still counting, the timer resets and it starts fresh when the supply next rises above the programmed threshold.

Note that this second line of defense is only effective for a rising supply and does not affect the sensitivity of the system to a falling supply. Therefore, the first line of defense that works for both cases of rising and falling is necessary. These two approaches prevent spurious reset caused by supply noise without sacrificing the threshold accuracy.

Selecting the Reset Timing Capacitor

The reset timeout period for LTC2905 is adjustable in order to accommodate a variety of microprocessor applications. Connecting a capacitor, C_{TMR} , between the TMR pin and ground sets the reset timeout period, t_{RST} . The following formula determines the value of capacitor needed for a particular reset timeout period:

$$C_{TMR} = t_{RST} \cdot 110 \cdot 10^{-9} [F/s]$$

For example, using a standard capacitor value of 22nF would give a 22000/110 = 200ms delay.

Figure 1 shows the desired delay time as a function of the value of the timer capacitor that should be used:

Leaving the TMR pin open with no external capacitor generates a reset timeout of approximately 200µs. For long reset timeout, the only limitation is the availability of large value capacitor with low leakage. The TMR capacitor will never charge if the leakage current exceeds the minimum TMR charging current of 2.1µA (typical).




Figure 1. Reset Timeout Period vs Capacitance

APPLICATIONS INFORMATION

RST and RST Output Characteristics

The DC characteristics of the RST and \overline{RST} pull-up and pull-down strength are shown in the Typical Performance Characteristics section. Both RST and \overline{RST} have a weak internal pull-up to V_{CC} = Max (V1, V2) and a strong pull-down to ground.

The weak pull-up and strong pull-down arrangement allow these two pins to have open-drain behavior while possessing several other beneficial characteristics.

The weak pull-ups eliminate the need for external pull-up resistors when the rise time on these pins is not critical. On the other hand, the open-drain RST configuration allows for wired-OR connections and can be useful when more than one signal needs to pull down on the RST line.

As noted in the Power-Up and Power-Down sections the circuits that drive RST and \overline{RST} are powered by V_{CC} . During fault condition, V_{CC} of at least 1V guarantees a maximum $V_{OL} = 0.4V$ at \overline{RST} . However, at $V_{CC} = 1V$ the weak pull-up current on RST is barely turned on. Therefore, an external pull-up resistor of no more than 100k is recommended on the RST pin if the state and pull-up strength of the RST pin is crucial at very low V_{CC} .

Note however, by adding an external pull-up resistor, the pull-up strength on the RST pin is increased. Therefore, if it is connected in a wired-OR connection, the pull-down strength of any single device needs to accommodate this additional pull-up strength.

Output Rise and Fall Time Estimation

The RST and $\overline{\text{RST}}$ outputs have strong pull-down capability. The following formula estimates the output fall time (90% to 10%) for a particular external load capacitance (C_{LOAD}):

$$t_{FALL} \approx 2.2 \bullet R_{PD} \bullet C_{LOAD}$$

where R_{PD} is the on-resistance of the internal pull-down transistor estimated to be typically 40Ω at room temperature (25°C) and C_{LOAD} is the external load capacitance on the pin. Assuming a 150pF load capacitance, the fall time is about 13ns.

The rise time, on the RST and \overline{RST} pins is limited by weak internal pull-up current sources to V_{CC} . The following formula estimates the output rise time (10% to 90%) at the RST and \overline{RST} pins:

$$t_{RISE} \approx 2.2 R_{PU} \bullet C_{LOAD}$$

where R_{PU} is the on-resistance of the pull-up transistor. Notice that this pull-up transistor is modeled as a $6\mu A$ current source in the Block Diagram as a typical representation.

The on-resistance as a function of the V_{CC} = Max (V1, V2) voltage (for V_{CC} > 1V) at room temperature is estimated as follows:


$$R_{PU} = \frac{6 \cdot 10^5}{MAX(V1,V2) - 1V} \Omega$$

At $V_{CC}=3.3V$, R_{PU} is about 260k. Using 150pF for load capacitance, the rise time is 86µs. An external pull-up resistor may be used if the output needs to pull up faster and/or to a higher voltage, for example: the rise time reduces to 3.3µs for a 150pF load capacitance, when using a 10k pull-up resistor.




TYPICAL APPLICATIONS


2.5V, 1.2V Supply Monitor, 10% Tolerance




3.3V, 1.2V Dual Supply Monitor with LED Power Good Indicator, 7.5% Tolerance and Adjustable Timer



5V, 3.3V Dual Supply Monitor with Voltage Margining for Automated On-Board Testing




3.3V, 1.2V Dual Supply Monitor with Asymmetric Hysteresis, 5% Tolerance (Supplies Rising), 10% Tolerance (After RST Goes Low)



PACKAGE DESCRIPTION

$\begin{array}{c} \text{DDB Package} \\ \text{8-Lead Plastic DFN (3mm} \times \text{2mm)} \end{array}$

(Reference LTC DWG # 05-08-1702 Rev B)




NOTE

- 1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE M0-229
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

TS8 Package 8-Lead Plastic TSOT-23


(Reference LTC DWG # 05-08-1637)



- 1. DIMENSIONS ARE IN MILLIMETERS
- 2. DRAWING NOT TO SCALE
- 3. DIMENSIONS ARE INCLUSIVE OF PLATING
- 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
- 5. MOLD FLASH SHALL NOT EXCEED $0.254 \mathrm{mm}$
- 6. JEDEC PACKAGE REFERENCE IS MO-193

TYPICAL APPLICATION

3.3V, 1.2V Dual Supply Monitor with LED Power Good Indicator, 7.5% Tolerance and Adjustable Timer



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS	
LTC690	5V Supply Monitor, Watchdog Timer and Battery Backup	4.65V Threshold	
LTC694-3.3	3.3V Supply Monitor, Watchdog Timer and Battery Backup	2.9V Threshold	
LTC699	5V Supply Monitor and Watchdog Timer	4.65V Threshold	
LTC1232	5V Supply Monitor, Watchdog Timer and Pushbutton Reset	4.37V/4.62V Threshold	
LTC1326/LTC1326-2.5	Micropower Precision Triple Supply Monitor for 5V/2.5V, 3.3V and ADJ 4.725V, 3.118V, 1V Threshold (±0.		
LTC1536	Precision Triple Supply Monitor for PCI Applications	Meets PCI t _{FAIL} Timing Specifications	
LTC1726-2.5/LTC1726-5	Micropower Triple Supply Monitor for 2.5V/5V, 3.3V and ADJ	Adjustable RESET and Watchdog Timeouts	
LTC1727-2.5/LTC1727-5	Micropower Triple Supply Monitor with Open-Drain Reset	Individual Monitor Outputs in MSOP	
LTC1728-1.8/LTC1728-3.3	Micropower Triple Supply Monitor with Open-Drain Reset	5-Lead SOT-23 Package	
LTC1728-2.5/LTC1728-5	Micropower Triple Supply Monitor with Open-Drain Reset	5-Lead SOT-23 Package	
LTC1985-1.8	Micropower Triple Supply Monitor with Push-Pull Reset Output	5-Lead SOT-23 Package	
LTC2900	Programmable Quad Supply Monitor	Adjustable RESET, 10-Lead MSOP, DFN Packages	
LTC2901	Programmable Quad Supply Monitor	Adjustable RESET and Watchdog Timer, 16-Lead SSOP Package	
LTC2902	Programmable Quad Supply Monitor	Selectable Tolerance, RESET Disable for Margining Functions, 16-Lead SSOP Package	
LTC2903-1	Precision Quad Supply Monitor	Ultralow Voltage RESET, 6-Lead SOT-23 Package	
LTC2906	Dual Supply Monitor with One Pin-Selectable Threshold and One Adjustable Input	0.5V Adjustable Threshold and Three Supply Tolerances, 8-Lead SOT-23 and DFN Packages	
LTC2907	Dual Supply Monitor with One Pin-Selectable Threshold and One Adjustable Input	0.5V Adjustable Threshold, Adjustable RESET Times and Three Supply Tolerances, 8-Lead SOT-23 and DFN Packages	
LTC2908	Precision Six Supply Monitors	Ultralow Voltage RESET, 8-Lead SOT-23 and DFN Packages	