
ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V + to V -)	12.6V
Input Voltage (Note 2)	±V _S
Input Current (Note 2)	±10mÅ
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range (Note 4)	40°C to 85°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1809CS6#PBF	LT1809CS6#TRPBF	LTKY	6-Lead Plastic TSOT-23	0°C to 70°C
LT1809IS6#PBF	LT1809IS6#TRPBF	LTUF	6-Lead Plastic TSOT-23	-40°C to 85°C
LT1809CS8#PBF	LT1809CS8#TRPBF	1809	8-Lead Plastic SO	0°C to 70°C
LT1809IS8#PBF	LT1809IS8#TRPBF	18091	8-Lead Plastic SO	-40°C to 85°C
LT1810CMS8#PBF	LT1810CMS8#TRPBF	LTRF	8-Lead Plastic MSOP	0°C to 70°C
LT1810IMS8#PBF	LT1810IMS8#TRPBF	LΠQ	8-Lead Plastic MSOP	-40°C to 85°C
LT1810CS8#PBF	LT1810CS8#TRPBF	1810	8-Lead Plastic SO	0°C to 70°C
LT1810IS8#PBF	LT1810IS8#TRPBF	18101	8-Lead Plastic SO	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

LINEAR TECHNOLOGY

ELECTRICAL CHARACTERISTICS $T_A = 25 ^{\circ}C$. $V_S = 5V$, OV; $V_S = 3V$, OV; $V_{\overline{SHDN}} = open$; $V_{CM} = V_{OUT} = half supply, unless otherwise noted.$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$\overline{V_{0S}}$	Input Offset Voltage	V _{CM} = V ⁺ LT1809 SO-8		0.6	2.5	mV
		V _{CM} = V ⁻ LT1809 SO-8		0.6	2.5	mV.
		$V_{CM} = V^+$ $V_{CM} = V^-$		0.6 0.6	3.0 3.0	mV mV
ΔV_{0S}	Input Offset Shift	$V_{CM} = V^{-}$ to V^{+} LT1809 SO-8		0.3	2.0	mV
Δν08	input onset onit	$V_{CM} = V^-$ to V^+		0.3	2.5	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)			0.7	6	mV
I _B	Input Bias Current	$V_{CM} = V^{+}$ $V_{CM} = V^{-} + 0.2V$	-27.5	1.8 -13	8	μΑ μΑ
Δl_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+$		14.8	35.5	μА
	Input Bias Current Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^{+}$ $V_{CM} = V^{-} + 0.2V$		0.1 0.2	4 8	μΑ μΑ
I _{OS}	Input Offset Current	V _{CM} = V ⁺ V _{CM} = V ⁻ + 0.2V		0.05 0.2	1.2 4	μΑ μΑ
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+$		0.25	5.2	μА
e _n	Input Noise Voltage Density	f = 10kHz		16		nV/√Hz
i _n	Input Noise Current Density	f = 10kHz		5		pA/√Hz
C _{IN}	Input Capacitance			2		pF
A _{VOL}	Large-Signal Voltage Gain	$V_S = 5V$, $V_0 = 0.5V$ to 4.5V, $R_L = 1k$ to $V_S/2$	25	80		V/mV
		$V_S = 5V$, $V_0 = 1V$ to 4V, $R_L = 100\Omega$ to $V_S/2$ $V_S = 3V$, $V_0 = 0.5V$ to 2.5V, $R_L = 1k$ to $V_S/2$	4 15	10 42		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5V$, $V_{CM} = V^- \text{ to } V^+$ $V_S = 3V$, $V_{CM} = V^- \text{ to } V^+$	66 61	82 78		dB dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_S = 5V$, $V_{CM} = V^- \text{ to } V^+$ $V_S = 3V$, $V_{CM} = V^- \text{ to } V^+$	60 55	82 78		dB dB
	Input Common Mode Range		V-		V ⁺	V
PSRR	Power Supply Rejection Ratio	$V_S = 2.5V \text{ to } 10V, V_{CM} = 0V$	71	87		dB
	PSRR Match (Channel-to-Channel) (Note 10)	$V_S = 2.5V \text{ to } 10V, V_{CM} = 0V$	65	87		dB
	Minimum Supply Voltage (Note 6)			2.3	2.5	V
$\overline{V_{OL}}$	Output Voltage Swing LOW (Note 7)	No Load		12	50	mV
		I _{SINK} = 5mA I _{SINK} = 25mA		50 180	120 375	mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load		20	80	mV
₹ОП	Surpar voltage Swing man (Note 1)	I _{SOURCE} = 5mA		80	180	mV
-		I _{SOURCE} = 25mA		330	650	mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	±45 ±35	±85 ±70		mA mA
I _S	Supply Current per Amplifier			12.5	17	mA
- 	Supply Current, Shutdown	V _S = 5V, V _{SHDN} = 0.3V		0.55	1.25	mA
		$V_S = 3V$, $V_{\overline{SHDN}} = 0.3V$		0.31	0.90	mA
I _{SHDN}	SHDN Pin Current	$V_S = 5V$, $V_{\overline{S}HDN} = 0.3V$ $V_S = 3V$, $V_{\overline{S}HDN} = 0.3V$		420 220	750 500	μΑ μΑ
	Output Leakage Current, Shutdown	$V_{\overline{SHDN}} = 0.3V$		0.1	75	μА
V_L	SHDN Pin Input Voltage Low				0.3	V
V_{H}	SHDN Pin Input Voltage High		V _S - 0.5			V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V \text{ to } 4.5V, R_L = 100$		80		ns

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$. $V_S = 5V$, 0V; $V_S = 3V$, 0V; $V_{\overline{SHDN}} = open$; $V_{CM} = V_{OUT} = half supply, unless otherwise noted.$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}} = 4.5V \text{ to } 0.3V, R_L = 100$		50		ns
GBW	Gain-Bandwidth Product	Frequency = 2MHz		160		MHz
SR	Slew Rate	$V_S = 5V$, $A_V = -1$, $R_L = 1k$, $V_0 = 4V_{P-P}$		300		V/µs
FPBW	Full Power Bandwidth	$V_S = 5V$, $V_{OUT} = 4V_{P-P}$		23.5		MHz
THD	Total Harmonic Distortion	$V_S = 5V$, $A_V = 1$, $R_L = 1k$, $V_0 = 2V_{P-P}$, $f_C = 5MHz$		-86		dB
t _S	Settling Time	0.1% , $V_S = 5V$, $V_{STEP} = 2V$, $A_V = -1$, $R_L = 500\Omega$		27		ns
ΔG	Differential Gain (NTSC)	$V_S = 5V$, $A_V = 2$, $R_L = 150\Omega$		0.015		%
Δθ	Differential Phase (NTSC)	$V_S = 5V$, $A_V = 2$, $R_L = 150\Omega$		0.05		Deg

The ullet denotes the specifications which apply over the 0°C \leq T_A \leq 70°C temperature range. V_S = 5V, 0V; V_S = 3V, 0V; V_{SHDN} = open; V_{CM} = V_{OUT} = half supply, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺ LT1809 SO-8 V _{CM} = V ⁻ LT1809 SO-8 V _{CM} = V ⁺ V _{CM} = V ⁻	•		1 1 1 1	3.0 3.0 3.5 3.5	mV mV mV
V _{OS} TC	Input Offset Voltage Drift (Note 8)	V _{CM} = V ⁺ V _{CM} = V ⁻	•		9 9	25 25	μV/°C μV/°C
ΔV _{0S}	Input Offset Voltage Shift	$V_{CM} = V^{-} \text{ to } V^{+}$ LT1809 SO-8 $V_{CM} = V^{-} \text{ to } V^{+}$	•		0.5 0.5	2.5 3.0	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^-, V_{CM} = V^+$	•		1.2	6.5	mV
I _B	Input Bias Current	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•	-30	2 -14	10	μA μA
ΔI_B	Input Bias Current Shift	$V_{CM} = V^- + 0.4V \text{ to } V^+ - 0.2V$	•		16	40	μА
	Input Bias Current Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•		0.1 0.5	5 10	μA μA
I _{OS}	Input Offset Current	$V_{CM} = V^{+} - 0.2V$ $V_{CM} = V^{-} + 0.4V$	•		0.05 0.40	1.5 4.5	μA μA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.4V \text{ to } V^+ - 0.2V$	•		0.45	6	μА
A _{VOL}	Large-Signal Voltage Gain	$V_S = 5V$, $V_0 = 0.5V$ to 4.5V, $R_L = 1k$ to $V_S/2$ $V_S = 5V$, $V_0 = 1V$ to 4V, $R_L = 100\Omega$ to $V_S/2$ $V_S = 3V$, $V_0 = 0.5V$ to 2.5V, $R_L = 1k$ to $V_S/2$	•	20 3.5 12	75 8.5 40		V/mV V/mV V/mV
CMRR	Common Mode Rejection Ratio	V _S = 5V, V _{CM} = V ⁻ to V ⁺ V _S = 3V, V _{CM} = V ⁻ to V ⁺	•	64 60	80 75		dB dB
	CMRR Match (Channel-to-Channel) (Note 10)	V _S = 5V, V _{CM} = V ⁻ , V _{CM} = V ⁺ V _S = 3V, V _{CM} = V ⁻ , V _{CM} = V ⁺	•	58 54	80 75		dB dB
	Input Common Mode Range		•	V-		V ⁺	V
PSRR	Power Supply Rejection Ratio	$V_S = 2.5V$ to 10V, $V_{CM} = 0V$	•	70	83		dB
	PSRR Match (Channel-to-Channel) (Note 10)	$V_S = 2.5V$ to 10V, $V_{CM} = 0V$	•	64	83		dB
	Minimum Supply Voltage (Note 6)		•		2.3	2.5	V
V _{0L}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 25mA	•		12 55 200	60 140 400	mV mV mV

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 25mA	•		50 110 370	120 220 700	mV mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	•	±40 ±30	±75 ±65		mA mA
I _S	Supply Current per Amplifier		•		15	20	mA
	Supply Current, Shutdown	$V_S = 5V$, $V_{\overline{SHDN}} = 0.3V$ $V_S = 3V$, $V_{\overline{SHDN}} = 0.3V$	•		0.58 0.35	1.4 1.1	mA mA
I _{SHDN}	SHDN Pin Current	$V_S = 5V$, $V_{\overline{SHDN}} = 0.3V$ $V_S = 3V$, $V_{\overline{SHDN}} = 0.3V$	•		420 220	850 550	μΑ μΑ
	Output Leakage Current, Shutdown	$V_{SHDN} = 0.3V$	•		2		μA
V_L	SHDN Pin Input Voltage Low		•			0.3	V
V_{H}	SHDN Pin Input Voltage High		•	$V_{S} - 0.5$			V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V \text{ to } 4.5V, R_L = 100$	•		80		ns
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}} = 4.5V \text{ to } 0.3V, R_L = 100$	•		50		ns
GBW	Gain-Bandwidth Product	Frequency = 2MHz	•		145		MHz
SR	Slew Rate	$V_S = 5V$, $A_V = -1$, $R_L = 1k$, $V_0 = 4V_{P-P}$	•		250		V/µs
FPBW	Full Power Bandwidth	$V_S = 5V, V_{OUT} = 4V_{P-P}$	•		20		MHz

The ullet denotes the specifications which apply over the $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ temperature range. $V_S = 5V$, $V_S = 3V$, $V_S =$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁻ LT1809 SO-8 V _{CM} = V ⁺	•		1 1 1 1	3.5 3.5 4.0 4.0	mV mV mV
V _{OS} TC	Input Offset Voltage Drift (Note 8)	$V_{CM} = V^+$ $V_{CM} = V^-$	•		9	25 25	μV/°C μV/°C
ΔV _{OS}	Input Offset Voltage Shift	V G W 10 V 20 V 21 1000 00 0	•		0.5 0.5	3.0 3.5	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^+, V_{CM} = V^-$	•		1.2	7	mV
I _B	Input Bias Current	V GIVI V 0.2 V	•	-35	2 -17	12	μΑ μΑ
ΔI_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.4V \text{ to } V^+ - 0.2V$	•		19	47	μА
	Input Bias Current Match (Channel-to-Channel) (Note 10)	V 0.1V	•		0.2 0.6	6 12	μA μA
I _{OS}	Input Offset Current	$V_{CM} = V^{+} - 0.2V$ $V_{CM} = V^{-} + 0.4V$	•		0.08 0.5	2 6	μA μA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.4V \text{ to } V^+ - 0.2V$	•		0.58	7.5	μA
A _{VOL}	Large-Signal Voltage Gain	$V_S = 5V$, $V_0 = 1V$ to 4V, $R_L = 100\Omega$ to $V_S/2$	•	17 2.5 10	60 7 35		V/mV V/mV V/mV

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ temperature range. $V_S = 5V$, OV; $V_S = 3V$, OV; $V_{\overline{SHDN}} = open$; $V_{CM} = V_{OUT} = half$ supply, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
CMRR	Common Mode Rejection Ratio	$V_S = 5V$, $V_{CM} = V^- \text{ to } V^+$ $V_S = 3V$, $V_{CM} = V^- \text{ to } V^+$	•	63 58	80 75		dB dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_S = 5V$, $V_{CM} = V^- \text{ to } V^+$ $V_S = 3V$, $V_{CM} = V^- \text{ to } V^+$	•	57 52	78 72		dB dB
	Input Common Mode Range		•	٧-		V ⁺	V
PSRR	Power Supply Rejection Ratio	V _S = 2.5V to 10V, V _{CM} = 0V	•	69	83		dB
	PSRR Match (Channel-to-Channel) (Note 10)	V _S = 2.5V to 10V, V _{CM} = 0V	•	63	83		dB
	Minimum Supply Voltage (Note 6)		•		2.3	2.5	V
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 25mA	•		18 60 210	70 150 450	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load ISOURCE = 5mA ISOURCE = 25mA	•		55 120 375	130 240 750	mV mV mV
I _{SC}	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	•	±30 ±25	±70 ±60		mA mA
Is	Supply Current per Amplifier		•		15	21	mA
	Supply Current, Shutdown	$V_S = 5V$, $V_{\overline{SHDN}} = 0.3V$ $V_S = 3V$, $V_{\overline{SHDN}} = 0.3V$	•		0.58 0.35	1.5 1.2	mA mA
I _{SHDN}	SHDN Pin Current	$V_S = 5V$, $V_{\overline{SHDN}} = 0.3V$ $V_S = 3V$, $V_{\overline{SHDN}} = 0.3V$	•		420 220	900 600	μA μA
	Output Leakage Current, Shutdown	$V_{\overline{SHDN}} = 0.3V$	•		3		μА
V_L	SHDN Pin Input Voltage Low		•			0.3	V
V_{H}	SHDN Pin Input Voltage High		•	V _S - 0.5			V
t _{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V \text{ to } 4.5V, R_L = 100$	•		80		ns
t _{OFF}	Turn-Off Time	V _{SHDN} = 4.5V to 0.3V, R _L = 100	•		50		ns
GBW	Gain-Bandwidth Product	Frequency = 2MHz	•		140		MHz
SR	Slew Rate	$V_S = 5V$, $A_V = -1$, $R_L = 1k$, $V_0 = 4V_{P-P}$	•		180		V/µs
FPBW	Full Power Bandwidth	$V_S = 5V$, $V_{OUT} = 4V_{P-P}$	•		14		MHz

$T_A=25^{\circ}C.~V_S=\pm5V,~V_{\overline{SHDN}}=$ open, $V_{CM}=0V,~V_{OUT}=0V,$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{0S}	Input Offset Voltage	V _{CM} = V ⁺ LT1809 SO-8 V _{CM} = V ⁻ LT1809 SO-8 V _{CM} = V ⁺ V _{CM} = V ⁻		0.8 0.8 0.8 0.8	3.0 3.0 3.5 3.5	mV mV mV
ΔV _{OS}	Input Offset Voltage Shift	V _{CM} = V ⁻ to V ⁺ LT1809 SO-8 V _{CM} = V ⁻ to V ⁺		0.35 0.35	2.5 3.0	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^+, V_{CM} = V^-$		1	6	mV
I _B	Input Bias Current	V _{CM} = V ⁺ V _{CM} = V ⁻ + 0.2V	-30	2 -12.5	10	μA μA





SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Δl_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+$		14.5	40	μА
	Input Bias Current Match (Channel-to-Channel) (Note 10)	V _{CM} = V ⁺ V _{CM} = V ⁻ + 0.2V		0.1 0.4	5 10	μA μA
I _{OS}	Input Offset Current	$V_{CM} = V^{+}$ $V_{CM} = V^{-} + 0.2V$		0.05 0.40	2 5	μA μA
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.2V \text{ to } V^+$		0.45	7	μА
e _n	Input Noise Voltage Density	f = 10kHz		16		nV/√Hz
i _n	Input Noise Current Density	f = 10kHz		5		pA/√Hz
C _{IN}	Input Capacitance	f = 100kHz		2		pF
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -4V \text{ to } 4V, R_L = 1k$ $V_0 = -2.5V \text{ to } 2.5V, R_L = 100\Omega$	30 4.5	100 12		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$	70	89		dB
	CMRR Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^- \text{ to } V^+$	64	89		dB
	Input Common Mode Range		V-		V ⁺	V
PSRR	Power Supply Rejection Ratio	V+ = 2.5V to 10V, V ⁻ = 0V	71	87		dB
	PSRR Match (Channel-to-Channel) (Note 10)	$V^{+} = 2.5V$ to 10V, $V^{-} = 0V$	65	90		dB
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 25mA		12 50 180	60 140 425	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load I _{SOURCE} = 5mA I _{SOURCE} = 25mA		35 90 310	100 200 700	mV mV mV
I _{SC}	Short-Circuit Current		±55	±85		mA
I _S	Supply Current per Amplifier			15	20	mA
	Supply Current, Shutdown	$V_{\overline{S}H\overline{D}\overline{N}} = 0.3V$		0.6	1.3	mA
I _{SHDN}	SHDN Pin Current	$V_{\overline{S}H\overline{D}\overline{N}} = 0.3V$		420	750	μА
	Output Leakage Current, Shutdown	$V_{\overline{S}H\overline{D}\overline{N}} = 0.3V$		0.1	75	μА
V_L	SHDN Pin Input Voltage Low				0.3	V
V_{H}	SHDN Pin Input Voltage High		V ⁺ - 0.5			V
t_{ON}	Turn-On Time	$V_{\overline{SHDN}} = 0.3V \text{ to } 4.5V, R_L = 100$		80		ns
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}}$ = 4.5V to 0.3V, R_L = 100		50		ns
GBW	Gain-Bandwidth Product	Frequency = 2MHz	110	180		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1k$, $V_0 = \pm 4V$, Measured at $V_0 = \pm 3V$	175	350		V/µs
FPBW	Full Power Bandwidth	$V_{OUT} = 8V_{P-P}$		14		MHz
THD	Total Harmonic Distortion	$A_V = 1$, $R_L = 1k$, $V_0 = 2V_{P-P}$, $f_C = 5MHz$		-90		dB
t _S	Settling Time	0.1% , $V_{STEP} = 8V$, $A_V = -1$, $R_L = 500\Omega$		34		ns
ΔG	Differential Gain (NTSC)	$A_V = 2$, $R_L = 150\Omega$		0.01		%
Δθ	Differential Phase (NTSC)	$A_V = 2$, $R_L = 150\Omega$		0.01		Deg

ELECTRICAL CHARACTERISTICS The ullet denotes the specifications which apply over the $0^{\circ}C \leq T_A \leq 70^{\circ}C$ temperature range. $V_S = \pm 5 V$, $V_{\overline{SHDN}} = \text{open}$, $V_{CM} = 0 V$, $V_{OUT} = 0 V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{0S}	Input Offset Voltage	V _{CM} = V ⁺ LT1809 SO-8 V _{CM} = V ⁻ LT1809 SO-8 V _{CM} = V ⁺ V _{CM} = V ⁻	•		1 1 1	3.25 3.25 3.75 3.75	mV mV mV
V _{OS} TC	Input Offset Voltage Drift (Note 8)	V _{CM} = V ⁺ V _{CM} = V ⁻	•		10 10	25 25	μV/°C μV/°C
ΔV _{OS}	Input Offset Voltage Shift	V _{CM} = V ⁻ to V ⁺ LT1809 SO-8 V _{CM} = V ⁻ to V ⁺	•		0.5 0.5	2.75 3.25	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	V _{CM} = V ⁻ to V ⁺	•		1.2	6.5	mV
I _B	Input Bias Current	$V_{CM} = V^{+} - 0.2V$	•		2.5	12.5	μА
		$V_{CM} = V^- + 0.4V$	•	-37.5	-15		μА
ΔI_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.4V \text{ to } V^+ - 0.2V$	•		17.5	50	μА
	Input Bias Current Match (Channel-to-Channel) (Note 10)	V _{CM} = V ⁺ - 0.2V V _{CM} = V ⁻ + 0.4V	•		0.1 0.5	6 12	μΑ μΑ
I _{OS}	Input Offset Current	V _{CM} = V ⁺ - 0.2V V _{CM} = V ⁻ + 0.4V	•		0.06 0.5	2.25 6	μΑ μΑ
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.4V \text{ to } V^+ - 0.2V$	•		0.56	8.25	μА
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -4V \text{ to } 4V, R_L = 1k$ $V_0 = -2.5V \text{ to } 2.5V, R_L = 100\Omega$	•	27 3.5	80 10		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$	•	69	86		dB
	CMRR Match (Channel-to-Channel) (Note 10)	V _{CM} = V ⁻ to V ⁺	•	63	86		dB
	Input Common Mode Range		•	V-		V ⁺	V
PSRR	Power Supply Rejection Ratio	V + = 2.5V to 10V, V ⁻ = 0V	•	70	83		dB
	PSRR Match (Channel-to-Channel) (Note 10)	$V^{+} = 2.5V$ to 10V, $V^{-} = 0V$	•	64	83		dB
V _{OL}	Output Voltage Swing LOW (Note 7)	No Load I _{SINK} = 5mA I _{SINK} = 25mA	•		20 50 210	80 160 475	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load SOURCE = 5mA SOURCE = 25mA	•		60 120 370	140 240 750	mV mV mV
I _{SC}	Short-Circuit Current		•	±45	±75		mA
Is	Supply Current per Amplifier		•		17.5	25	mA
	Supply Current, Shutdown	$V_{\overline{SHDN}} = 0.3V$	•		0.6	1.5	mA
I _{SHDN}	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$	•		420	850	μА
	Output Leakage Current, Shutdown	$V_{\overline{SHDN}} = 0.3V$	•		3		μА
$\overline{V_L}$	SHDN Pin Input Voltage Low		•			0.3	V
V_{H}	SHDN Pin Input Voltage High		•	V+ - 0.5			V
t _{ON}	Turn-On Time	V _{SHDN} = 0.3V to 4.5V, R _L = 100	•		80		ns
t _{OFF}	Turn-Off Time	V _{SHDN} = 4.5V to 0.3V, R _L = 100	•		50		ns
GBW	Gain-Bandwidth Product	Frequency = 2MHz	•	85	170		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1k$, $V_0 = \pm 4V$, Measured at $V_0 = \pm 3V$	•	140	300		V/µs
FPBW	Full Power Bandwidth	$V_{OUT} = 8V_{P-P}$	•		12		MHz

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ temperature range. $V_S = \pm 5V$, $V_{\overline{SHDN}} =$ open, $V_{CM} = 0V$, $V_{OUT} = 0V$, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{0S}	Input Offset Voltage	V _{CM} = V ⁺ LT1809 SO-8 V _{CM} = V ⁻ LT1809 SO-8 V _{CM} = V ⁺ V _{CM} = V ⁻ V	•		1 1 1	3.75 3.75 4.25 4.25	mV mV mV
V _{OS} TC	Input Offset Voltage Drift (Note 8)	$V_{CM} = V^+$ $V_{CM} = V^-$	•		10 10	25 25	μV/°C μV/°C
ΔV_{0S}	Input Offset Voltage Shift	V _{CM} = V ⁻ to V ⁺ LT1809 SO-8 V _{CM} = V ⁻ to V ⁺	•		0.5 0.5	3.00 3.75	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 10)	$V_{CM} = V^- \text{ to } V^+$	•		1.2	7.5	mV
I _B	Input Bias Current	$V_{CM} = V^+ - 0.2V$ $V_{CM} = V^- + 0.4V$	•	-45	2.8 -17	14	μΑ μΑ
Δl_{B}	Input Bias Current Shift	$V_{CM} = V^- + 0.4V$ to $V^+ - 0.2V$	•		19.8	59	μА
	Input Bias Current Match (Channel-to-Channel) (Note 10)	V _{CM} = V ⁺ - 0.2V V _{CM} = V ⁻ + 0.4V	•		0.1 0.6	7 14	μΑ μΑ
I _{OS}	Input Offset Current	V _{CM} = V ⁺ - 0.2V V _{CM} = V ⁻ + 0.4V	•		0.08 0.6	2.5 8	μΑ μΑ
ΔI_{0S}	Input Offset Current Shift	$V_{CM} = V^- + 0.4V$ to $V^+ - 0.2V$	•		0.68	10.5	μА
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -4V \text{ to } 4V, R_L = 1k$ $V_0 = -2.5V \text{ to } 2.5V, R_L = 100\Omega$	•	22 3	70 10		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+$	•	68	86		dB
	CMRR Match (Channel-to-Channel) (Note 10)	V _{CM} = V ⁻ to V ⁺	•	62	86		dB
	Input Common Mode Range		•	V-		V+	V
PSRR	Power Supply Rejection Ratio	$V^+ = 2.5V$ to 10V, $V^- = 0V$	•	69	83		dB
	PSRR Match (Channel-to-Channel) (Note 10)	$V^{+} = 2.5V \text{ to } 10V, V^{-} = 0V$	•	63	83		dB
V_{OL}	Output Voltage Swing LOW (Note 7)	No Load sink = 5mA sink = 25mA	•		23 60 220	100 170 525	mV mV mV
V _{OH}	Output Voltage Swing HIGH (Note 7)	No Load SOURCE = 5mA SOURCE = 25mA	•		75 130 375	160 260 775	mV mV mV
I _{SC}	Short-Circuit Current		•	±30	±75		mA
I _S	Supply Current per Amplifier		•		19	25	mA
	Supply Current, Shutdown	V _{SHDN} = 0.3V	•		0.65	1.6	mA
I _{SHDN}	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$	•		420	900	μА
	Output Leakage Current, Shutdown	V _{SHDN} = 0.3V	•		4		μА
V_L	SHDN Pin Input Voltage Low		•			0.3	V
V_{H}	SHDN Pin Input Voltage High		•	V ⁺ - 0.5			V
t _{ON}	Turn-On Time	$V_{SHDN} = 0.3V \text{ to } 4.5V, R_L = 100$	•		80		ns
t _{OFF}	Turn-Off Time	$V_{\overline{SHDN}} = 4.5V \text{ to } 0.3V, R_L = 100$	•		50		ns
GBW	Gain-Bandwidth Product	Frequency = 2MHz	•	80	160		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1$ k, $V_0 = \pm 4$ V, Measured at $V_0 = \pm 3$ V	•	110	220		V/µs
FPBW	Full Power Bandwidth	$V_{OUT} = 8V_{P-P}$	•		8.5		MHz

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The inputs are protected by back-to-back diodes. If the differential input voltage exceeds 1.4V, the input current should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

Note 4: The LT1809C/LT1809I and LT1810C/LT1810I are guaranteed functional over the operating temperature range of -40° C and 85°C.

Note 5: The LT1809C/LT1810C are guaranteed to meet specified performance from 0°C to 70°C. The LT1809C/LT1810C are designed, characterized and expected to meet specified performance from –40°C to 85°C but are not tested or QA sampled at these temperatures. The LT1809I/LT1810I are guaranteed to meet specified performance from –40°C to 85°C.

Note 6: Minimum supply voltage is guaranteed by power supply rejection ratio test.


Note 7: Output voltage swings are measured between the output and power supply rails.

Note 8: This parameter is not 100% tested.


Note 9: Thermal resistance varies depending upon the amount of PC board metal attached to the V^- pin of the device. θ_{JA} is specified for a certain amount of 2oz of copper metal trace connecting to the V^- pin as described in the thermal resistance tables in the Applications Information section.

Note 10: Matching parameters are the difference between the two amplifiers of the LT1810.







V_{OS} Distribution, V_{CM} = 5V (NPN Stage)




ΔV_{OS} Shift for $V_{CM} = 0V$ to 5V




Supply Current vs Supply Voltage




Offset Voltage vs Input Common Mode




Input Bias Current vs Common Mode Voltage




Input Bias Current vs Temperature





Output Saturation Voltage vs Load Current (Output Low)





Output Saturation Voltage vs Load Current (Output High)










































Gain Bandwidth and Phase Margin vs Supply Voltage














Gain and Phase vs Frequency





Closed-Loop Gain vs Frequency




Closed-Loop Gain vs Frequency





















0.01% Settling Time




 $\begin{aligned} &V_{OUT}=\pm 4V\\ &A_V=-1\\ &R_L=500\Omega\\ &t_S=110ns~(SETTLING~TIME) \end{aligned}$


Distortion vs Frequency




Distortion vs Frequency




Distortion vs Frequency











±5V Large-Signal Response




 $V_S = \pm 5V$ $A_V = +1$ $R_L = 1k$

±5V Small-Signal Response




 $V_S = \pm 5V$ $A_V = +1$ $R_L = 1k$

5V Large-Signal Response




 $V_S = \pm 5V$ $A_V = +1$ $R_L = 1k$

5V Small-Signal Response




 $A_V = +1$ $R_L = 1k$

Output Overdriven Recovery



Shutdown Response



 $A_V = +2$ $R_L = 100\Omega$

APPLICATIONS INFORMATION

Rail-to-Rail Characteristics

The LT1809/LT1810 have an input and output signal range that includes both negative and positive power supply. Figure 1 depicts a simplified schematic of the amplifier. The input stage is comprised of two differential amplifiers, a PNP stage Q1/Q2 and a NPN stage Q3/Q4 that are active over different ranges of common mode input voltage. The PNP differential pair is active for common mode voltages between the negative supply to approximately 1.5V below the positive supply. As the input voltage moves closer toward the positive supply, the transistor Q5 will steer the tail current I₁ to the current mirror Q6/Q7, activating the NPN differential pair and causing the PNP pair to become inactive for the rest of the input common mode range up to the positive supply.

A pair of complementary common emitter stages Q14/Q15 form the output stage, enabling the output to swing from rail-to-rail. The capacitors C1 and C2 form the local feedback loops that lower the output impedance at high frequency. These devices are fabricated on Linear Technology's proprietary high speed complementary bipolar process.

Power Dissipation

The LT1809/LT1810 amplifiers combine high speed with large output current in a small package, so there is a need to ensure that the die's junction temperature does not exceed 150°C. The LT1809 is housed in an SO-8 package or a 6-lead SOT-23 package and the LT1810 is in an SO-8 or 8-lead MSOP package. All packages have the V⁻ supply pin fused to the lead frame to enhance the thermal conductance when connecting to a ground plane or a large metal trace. Metal trace and plated through-holes can be used to spread the heat generated by the device to the backside of the PC board. For example, on a 3/32" FR-4 board with 2oz copper, a total of 660 square millimeters connected to Pin 4 of LT1810 in an SO-8 package (330 square millimeters on each side of the PC board) will bring the thermal resistance, θ_{JA} , to about 85°C/W. Without extra metal trace connected to the V⁻ pin to provide a heat sink, the thermal resistance will be around 105°C/W. More information on thermal resistance for all packages with various metal areas connecting to the V⁻ pin is provided in Tables 1, 2 and 3 for thermal consideration.




Figure 1. LT1809 Simplified Schematic Diagram

LINEAR TECHNOLOGY

APPLICATIONS INFORMATION

Table 1. LT1809 6-Lead SOT-23 Package

<u> </u>		
COPPER AREA TOPSIDE (mm²)	BOARD AREA (mm ²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
270	2500	135°C/W
100	2500	145°C/W
20	2500	160°C/W
0	2500	200°C/W

Device is mounted on topside.

Table 2. LT1809/LT1810 SO-8 Package

COPPER AREA			
TOPSIDE (mm ²)	BACKSIDE (mm²)	BOARD AREA (mm²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
1100	1100	2500	65°C/W
330	330	2500	85°C/W
35	35	2500	95°C/W
35	0	2500	100°C/W
0	0	2500	105°C/W

Device is mounted on topside.

Table 3. LT1810 8-Lead MSOP Package

COPPER AREA		
BACKSIDE (mm²)	BOARD AREA (mm²)	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
540	2500	110°C/W
100	2500	120°C/W
0	2500	130°C/W
0	2500	135°C/W
0	2500	140°C/W
	BACKSIDE (mm²) 540	BACKSIDE (mm²) BOARD AREA (mm²) 540 2500 100 2500 0 2500 0 2500

Device is mounted on topside.

Junction temperature T_J is calculated from the ambient temperature T_A and power dissipation P_D as follows:

$$T_J = T_A + (P_D \bullet \theta_{JA})$$

The power dissipation in the IC is the function of the supply voltage, output voltage and the load resistance. For a given supply voltage, the worst-case power dissipation $P_{D(MAX)}$ occurs at the maximum supply current with the output voltage at half of either supply voltage (or the maximum swing is less than 1/2 the supply voltage). $P_{D(MAX)}$ is given by:

$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{V}_\mathsf{S} \bullet \mathsf{I}_{\mathsf{S}(\mathsf{MAX})}) + (\mathsf{V}_\mathsf{S}/2)^2/\mathsf{R}_\mathsf{L}$$

Example: An LT1810 in SO-8 mounted on a 2500mm² area of PC board without any extra heat spreading plane connected to its V⁻ pin has a thermal resistance of 105°C/W, θ_{JA} . Operating on \pm 5V supplies with both amplifiers simultaneously driving 50Ω loads, the worst-case power dissipation is given by:

$$P_{D(MAX)} = 2 \cdot (10 \cdot 25mA) + 2 \cdot (2.5)^2/50$$

= 0.5 + 0.250 = 0.750W

The maximum ambient temperature that the part is allowed to operate is:

$$T_A = T_J - (P_{D(MAX)} \cdot 105^{\circ}C/W)$$

= 150°C - (0.750W \cdot 105°C/W) = 71°C

To operate the device at higher ambient temperature, connect more metal area to the V⁻ pin to reduce the thermal resistance of the package as indicated in Table 2.

Input Offset Voltage

The offset voltage will change depending upon which input stage is active and the maximum offset voltage is guaranteed to be less than 3mV. The change of V_{OS} over the entire input common mode range (CMRR) is less than 2.5mV on a single 5V and 3V supply.

Input Bias Current

The input bias current polarity depends upon a given input common voltage at whichever input stage is operating. When the PNP input stage is active, the input bias currents flow out of the input pins and flow into the input pins when the NPN input stage is activated. Because the input offset current is less than the input bias current, matching the source resistances at the input pin will reduce total offset error.

Output

The LT1809/LT1810 can deliver a large output current, so the short-circuit current limit is set around 90mA to prevent damage to the device. Attention must be paid to keep the junction temperature of the IC below the absolute maximum rating of 150°C (refer to the Power Dissipation section) when the output is continuously short-circuited.



APPLICATIONS INFORMATION

The output of the amplifier has reverse-biased diodes connected to each supply. If the output is forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to several hundred milliamps, no damage to the device will occur.

Overdrive Protection

When the input voltage exceeds the power supplies, two pairs of crossing diodes, D1 to D4, will prevent the output from reversing polarity. If the input voltage exceeds either power supply by 700mV, diodes D1/D2 or D3/D4 will turn on, keeping the output at the proper polarity. For the phase reversal protection to perform properly, the input current must be limited to less than 5mA. If the amplifier is severely overdriven, an external resistor should be used to limit the overdrive current.

The LT1809/LT1810's input stages are also protected against differential input voltages of 1.4V or higher by back-to-back diodes, D5/D8, that prevent the emitter-base breakdown of the input transistors. The current in these diodes should be limited to less than 10mA when they are active. The worst-case differential input voltage usually occurs when the input is driven while the output is shorted to ground in a unity-gain configuration. In addition, the amplifier is protected against ESD strikes up to 3kV on all pins by a pair of protection diodes on each pin that are connected to the power supplies as shown in Figure 1.

Capacitive Load

The LT1809/LT1810 is optimized for high bandwidth and low distortion applications. It can drive a capacitive load about 20pF in a unity-gain configuration and more with higher gain. When driving a larger capacitive load, a resistor

of 10Ω to 50Ω should be connected between the output and the capacitive load to avoid ringing or oscillation. The feedback should still be taken from the output so that the resistor will isolate the capacitive load to ensure stability. Graphs on capacitive loads indicate the transient response of the amplifier when driving capacitive load with a specified series resistor.

Feedback Components

When feedback resistors are used to set up gain, care must be taken to ensure that the pole formed by the feedback resistors and the total capacitance at the inverting input does not degrade stability. For instance, the LT1809 in a noninverting gain of 2, set up with two 1k resistors and a capacitance of 3pF (device plus PC board), will probably ring in transient response. The pole that is formed at 106MHz will reduce phase margin by 34 degrees when the crossover frequency of the amplifier is around 70MHz. A capacitor of 3pF or higher connected across the feedback resistor will eliminate any ringing or oscillation.

SHDN Pin

The LT1809 has a SHDN pin to reduce the supply current to less than 1.25mA. When the SHDN pin is pulled low, it will generate a signal to power down the device. If the pin is left unconnected, an internal pull-up resistor of 10k will keep the part fully operating as shown in Figure 1. The output will be high impedance during shutdown, and the turn-on and turn-off time is less than 100ns. Because the inputs are protected by a pair of back-to-back diodes, the input signal will feed through to the output during shutdown mode if the amplitude of signal between the inputs is larger than 1.4V.

TYPICAL APPLICATIONS

Driving A/D Converters

The LT1809/LT1810 have a 27ns settling time to 0.1% of a 2V step signal and 20Ω output impedance at 100MHz making it ideal for driving high speed A/D converters. With the rail-to-rail input and output and low supply voltage operation, the LT1809 is also desirable for single supply applications. As shown in Figure 2, the LT1809 drives a 10Msps, 12-bit ADC, the LTC1420. The lowpass filter, R3 and C1, reduces the noise and distortion products that might come from the input signal. High quality capacitors

and resistors, an NPO chip capacitor and metal-film surface mount resistors, should be used since these components can add to distortion. The voltage glitch of the converter, due to its sampling nature, is buffered by the LT1809 and the ability of the amplifier to settle it quickly will affect the spurious-free dynamic range of the system. Figure 2 to Figure 7 depict the LT1809 driving the LTC1420 at different configurations and voltage supplies. The FFT responses show better than 90dB of SFDR for a ± 5V supply, and 80dB on a 5V single supply for the 1.394MHz signal.




Figure 2. Noninverting A/D Driver




Figure 3. 4096 Point FFT Response




Figure 4. Inverting A/D Driver




Figure 5. 4096 Point FFT Response



TYPICAL APPLICATIONS




Figure 6. Single Supply A/D Driver




Figure 7. 4096 Point FFT Response




Figure 8. 5V Single Supply Video Line Driver




Figure 9. Video Line Driver Frequency Response

Single Supply Video Line Driver

The LT1809 is a wideband rail-to-rail op amp with a large output current that allows it to drive video signals in low supply applications. Figure 8 depicts a single supply video line driver with AC coupling to minimize the quiescent power dissipation. Resistors R1 and R2 are used to level-shift the input and output to provide the largest signal swing. A gain of 2 is set up with R3 and R4 to restore the signal at V_{OUT} , which is attenuated by 6dB due to the matching of the 75Ω line with the back-terminated


resistor, R5. The back termination will eliminate any reflection of the signal that comes from the load. The input termination resistor, R_T , is optional—it is used only if matching of the incoming line is necessary. The values of C1, C2 and C3 are selected to minimize the droop of the luminance signal. In some less stringent requirements, the value of capacitors could be reduced. The $-3 \, \text{dB}$ bandwidth of the driver is about 95MHz on 5V supply and the amount of peaking will vary upon the value of capacitor C4.

LINEAR TECHNOLOGY

PACKAGE DESCRIPTION

MS8 Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660 Rev F)



- NOTE:

 1. DIMENSIONS IN MILLIMETER/(INCH)

 2. DRAWING NOT TO SCALE


 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

PACKAGE DESCRIPTION

S6 Package 6-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1636 Rev B)




- NOTE:


 1. DIMENSIONS ARE IN MILLIMETERS
 2. DRAWING NOT TO SCALE
 3. DIMENSIONS ARE INCLUSIVE OF PLATING
 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
 6. JEDEC PACKAGE REFERENCE IS MO-193


PACKAGE DESCRIPTION

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)







- NOTE:
 1. DIMENSIONS IN (MILLIMETERS)
- 2. DRAWING NOT TO SCALE
- 3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

S08 0303

TYPICAL APPLICATION

Single 3V Supply, 4MHz, 4th Order Butterworth Filter

Benefiting from a low voltage supply operation, low distortion and rail-to-rail output of LT1809, a low distortion filter that is suitable for antialiasing can be built as shown

in Figure 10. On a 3V supply, the filter has a passband of 4MHz with $2.5V_{P-P}$ signal and a stopband that is greater than 70dB to frequency of 100MHz.




Figure 10. Single 3V Supply, 4MHz, 4th Order Butterworth Filter




Figure 11. Filter Frequency Response

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1395	400MHz Current Feedback Amplifier	800V/µs Slew Rate, Shutdown
LT1632/LT1633	Dual/Quad 45MHz, 45V/µs Rail-to-Rail Input and Output Op Amps	High DC Accuracy, 1.35mV V _{OS(MAX)} , 70mA Output Current, Max Supply Current 5.2mA per Amplifier
LT1630/LT1631	Dual/Quad 30MHz, 10V/µs Rail-to-Rail Input and Output Op Amps	High DC Accuracy, 525µV V _{OS(MAX)} , 70mA Output Current, Max Supply Current 4.4mA per Amplifier
LT1806/LT1807	Single/Dual 325MHz, 140V/µs Rail-to-Rail Input and Output Op Amps	High DC Accuracy, 550 μ V V _{OS(MAX)} , Low Noise 3.5 n V/ \sqrt{Hz} , Low Distortion –80dBc at 5MHz