


# LT1355/LT1356

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage ( $V^+$  to  $V^-$ ).....36V  
Differential Input Voltage (Transient Only)  
(Note 2)..... $\pm 10V$   
Input Voltage..... $\pm V_S$   
Output Short-Circuit Duration (Note 3) ..... Indefinite  
Operating Temperature Range (Note 7)  
LT1355C/LT1356C/LT1356I..... $-40^\circ\text{C}$  to  $85^\circ\text{C}$   
LT1356H ( $T_C$ )..... $-40^\circ\text{C}$  to  $125^\circ\text{C}$

Specified Temperature Range (Note 8)  
LT1355C/LT1356C .....  $0^\circ\text{C}$  to  $70^\circ\text{C}$   
LT1356I..... $-40^\circ\text{C}$  to  $85^\circ\text{C}$   
LT1356H ( $T_C$ )..... $-40^\circ\text{C}$  to  $125^\circ\text{C}$   
Maximum Junction Temperature .....  $150^\circ\text{C}$   
Storage Temperature Range ..... $-65^\circ\text{C}$  to  $150^\circ\text{C}$   
Lead Temperature (Soldering, 10 sec)..... $300^\circ\text{C}$

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1355CN8#PBF	LT1355CN8#TRPBF	LT1355CN8	8-Lead PDIP	$0^\circ\text{C}$ to $70^\circ\text{C}$
LT1355CS8#PBF	LT1355CS8#TRPBF	1355	8-Lead Plastic SO	$0^\circ\text{C}$ to $70^\circ\text{C}$
LT1356CN#PBF	LT1356CN#TRPBF	LT1356CN	14-Lead PDIP	$0^\circ\text{C}$ to $70^\circ\text{C}$
LT1356CS#PBF	LT1356CS#TRPBF	LT1356CS	16-Lead Plastic SO	$0^\circ\text{C}$ to $70^\circ\text{C}$
LT1356IS#PBF	LT1356IS#TRPBF	LT1356S	16-Lead Plastic SO	$-40^\circ\text{C}$ to $85^\circ\text{C}$
LT1356HS#PBF	LT1356HS#TRPBF	LT1356S	16-Lead Plastic SO	$-40^\circ\text{C} < T_C < 125^\circ\text{C}$

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

13556fc

# ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$ ,  $V_{CM} = 0\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
$V_{OS}$	Input Offset Voltage		$\pm 15\text{V}$		0.3	0.8	mV
			$\pm 5\text{V}$		0.3	0.8	mV
			$\pm 2.5\text{V}$		0.4	1.0	mV
$I_{OS}$	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$		20	70	nA
$I_B$	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$		80	300	nA
$e_n$	Input Noise Voltage	$f = 10\text{kHz}$	$\pm 2.5\text{V}$ to $\pm 15\text{V}$		10		$\text{nV}/\sqrt{\text{Hz}}$
$i_n$	Input Noise Current	$f = 10\text{kHz}$	$\pm 2.5\text{V}$ to $\pm 15\text{V}$		0.6		$\text{pA}/\sqrt{\text{Hz}}$
$R_{IN}$	Input Resistance	$V_{CM} = \pm 12\text{V}$	$\pm 15\text{V}$	70	160		$\text{M}\Omega$
	Input Resistance	Differential	$\pm 15\text{V}$		11		$\text{M}\Omega$
$C_{IN}$	Input Capacitance		$\pm 15\text{V}$		3		pF
	Input Voltage Range <sup>+</sup>		$\pm 15\text{V}$	12.0	13.4		V
			$\pm 5\text{V}$	2.5	3.5		V
			$\pm 2.5\text{V}$	0.5	1.1		V
	Input Voltage Range <sup>-</sup>		$\pm 15\text{V}$		-13.2	-12.0	V
			$\pm 5\text{V}$		-3.4	-2.5	V
			$\pm 2.5\text{V}$		-0.9	-0.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$	$\pm 15\text{V}$	83	97		dB
		$V_{CM} = \pm 2.5\text{V}$	$\pm 5\text{V}$	78	84		dB
		$V_{CM} = \pm 0.5\text{V}$	$\pm 2.5\text{V}$	68	75		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		92	106		dB
$A_{VOL}$	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$ , $R_L = 1\text{k}$	$\pm 15\text{V}$	12	36		V/mV
		$V_{OUT} = \pm 10\text{V}$ , $R_L = 500\Omega$	$\pm 15\text{V}$	5	15		V/mV
		$V_{OUT} = \pm 2.5\text{V}$ , $R_L = 1\text{k}$	$\pm 5\text{V}$	12	36		V/mV
		$V_{OUT} = \pm 2.5\text{V}$ , $R_L = 500\Omega$	$\pm 5\text{V}$	5	15		V/mV
		$V_{OUT} = \pm 2.5\text{V}$ , $R_L = 150\Omega$	$\pm 5\text{V}$	1	4		V/mV
		$V_{OUT} = \pm 1\text{V}$ , $R_L = 500\Omega$	$\pm 2.5\text{V}$	5	20		V/mV
$V_{OUT}$	Output Swing	$R_L = 1\text{k}$ , $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	13.3	13.8		$\pm\text{V}$
		$R_L = 500\Omega$ , $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	12.0	13.0		$\pm\text{V}$
		$R_L = 500\Omega$ , $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	3.5	4.0		$\pm\text{V}$
		$R_L = 150\Omega$ , $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	2.75	3.3		$\pm\text{V}$
		$R_L = 500\Omega$ , $V_{IN} = \pm 40\text{mV}$	$\pm 2.5\text{V}$	1.3	1.7		$\pm\text{V}$
$I_{OUT}$	Output Current	$V_{OUT} = \pm 12.0\text{V}$	$\pm 15\text{V}$	24.0	30		mA
		$V_{OUT} = \pm 2.75\text{V}$	$\pm 5\text{V}$	18.3	25		mA
$I_{SC}$	Short-Circuit Current	$V_{OUT} = 0\text{V}$ , $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	30	42		mA
SR	Slew Rate	$A_V = -2$ (Note 4)	$\pm 15\text{V}$	200	400		$\text{V}/\mu\text{s}$
			$\pm 5\text{V}$	70	120		$\text{V}/\mu\text{s}$
	Full-Power Bandwidth	10V Peak (Note 5) 3V Peak (Note 5)	$\pm 15\text{V}$		6.4		MHz
			$\pm 5\text{V}$		6.4		MHz
GBW	Gain Bandwidth	$f = 200\text{kHz}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$	9.0	12.0		MHz
			$\pm 5\text{V}$	7.5	10.5		MHz
			$\pm 2.5\text{V}$		9.0		MHz
$t_r$ , $t_f$	Rise Time, Fall Time	$A_V = 1$ , 10% to 90%, 0.1V	$\pm 15\text{V}$		14		ns
			$\pm 5\text{V}$		17		ns
	Overshoot	$A_V = 1$ , 0.1V	$\pm 15\text{V}$		20		%
			$\pm 5\text{V}$		18		%
	Propagation Delay	50% $V_{IN}$ to 50% $V_{OUT}$ , 0.1V	$\pm 15\text{V}$		16		ns
			$\pm 5\text{V}$		19		ns
$t_s$	Settling Time	10V Step, 0.1%, $A_V = -1$	$\pm 15\text{V}$		230		ns
		10V Step, 0.01%, $A_V = -1$	$\pm 15\text{V}$		280		ns
		5V Step, 0.1%, $A_V = -1$	$\pm 5\text{V}$		240		ns
		5V Step, 0.01%, $A_V = -1$	$\pm 5\text{V}$		380		ns

13556fc

## ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ , $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
	Differential Gain	$f = 3.58\text{MHz}$ , $A_V = 2$ , $R_L = 1\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$		2.2 2.1		% %
	Differential Phase	$f = 3.58\text{MHz}$ , $A_V = 2$ , $R_L = 1\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$		3.1 3.1		Deg Deg
$R_O$	Output Resistance	$A_V = 1$ , $f = 100\text{kHz}$	$\pm 15\text{V}$		0.7		$\Omega$
	Channel Separation	$V_{OUT} = \pm 10\text{V}$ , $R_L = 500\Omega$	$\pm 15\text{V}$	100	113		dB
$I_S$	Supply Current	Each Amplifier Each Amplifier	$\pm 15\text{V}$ $\pm 5\text{V}$		1.0 0.9	1.25 1.20	mA mA

The ● denotes the specifications which apply over the temperature range  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CM} = 0\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
$V_{OS}$	Input Offset Voltage		$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●		1.0 1.0 1.2	mV mV mV
	Input $V_{OS}$ Drift	(Note 6)	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●	5	8	$\mu\text{V}/^\circ\text{C}$
$I_{OS}$	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		100	nA
$I_B$	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		450	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$ $V_{CM} = \pm 2.5\text{V}$ $V_{CM} = \pm 0.5\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●	81 77 67		dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		●	90		dB
$A_{VOL}$	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$ , $R_L = 1\text{k}$ $V_{OUT} = \pm 10\text{V}$ , $R_L = 500\Omega$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 1\text{k}$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 500\Omega$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 150\Omega$ $V_{OUT} = \pm 1\text{V}$ , $R_L = 500\Omega$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ● ● ● ●	10.0 3.3 10.0 3.3 0.6 3.3		V/mV V/mV V/mV V/mV V/mV V/mV
$V_{OUT}$	Output Swing	$R_L = 1\text{k}$ , $V_{IN} = \pm 40\text{mV}$ $R_L = 500\Omega$ , $V_{IN} = \pm 40\text{mV}$ $R_L = 500\Omega$ , $V_{IN} = \pm 40\text{mV}$ $R_L = 150\Omega$ , $V_{IN} = \pm 40\text{mV}$ $R_L = 500\Omega$ , $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ● ● ●	13.2 11.5 3.4 2.5 1.2		$\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$
$I_{OUT}$	Output Current	$V_{OUT} = \pm 11.5\text{V}$ $V_{OUT} = \pm 2.5\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	23.0 16.7		mA mA
$I_{SC}$	Short-Circuit Current	$V_{OUT} = 0\text{V}$ , $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	●	24		mA
SR	Slew Rate	$A_V = -2$ , (Note 4)	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	150 60		V/ $\mu\text{s}$ V/ $\mu\text{s}$
GBW	Gain Bandwidth	$f = 200\text{kHz}$ , $R_L = 2\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	7.5 6.0		MHz MHz
	Channel Separation	$V_{OUT} = \pm 10\text{V}$ , $R_L = 500\Omega$	$\pm 15\text{V}$	●	98		dB
$I_S$	Supply Current	Each Amplifier Each Amplifier	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●		1.45 1.40	mA mA

# ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $-40^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}$  temperature ranges,  $V_{CM} = 0\text{V}$  unless otherwise noted. (Note 8)

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V ±5V ±2.5V	● ● ●		1.8 1.8 2.0	mV mV mV
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V	●		250	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	●		600	nA
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±12V V <sub>CM</sub> = ±2.5V V <sub>CM</sub> = ±0.5V	±15V ±5V ±2.5V	● ● ●	80 76 66		dB dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±2.5V to ±15V		●	90		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	V <sub>OUT</sub> = ±12V, R <sub>L</sub> = 1k V <sub>OUT</sub> = ±2.5V, R <sub>L</sub> = 1k V <sub>OUT</sub> = ±2.5V, R <sub>L</sub> = 500Ω V <sub>OUT</sub> = ±1V, R <sub>L</sub> = 500Ω	±15V ±5V ±5V ±2.5V	● ● ● ●	6.0 4.0 1.7 1.7		V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	R <sub>L</sub> = 1k, V <sub>IN</sub> = ±40mV R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV	±15V ±5V ±2.5V	● ● ●	12.7 3.3 1.2		±V ±V ±V
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = ±12.7V V <sub>OUT</sub> = ±3.3V	±15V ±5V	● ●	12.7 6.6		mA mA
I <sub>SC</sub>	Short-Circuit Current	V <sub>OUT</sub> = 0V, V <sub>IN</sub> = ±3V	±15V	●	16		mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 4)	±15V ±5V	● ●	110 43		V/μs V/μs
GBW	Gain Bandwidth	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V	● ●	6.0 4.6		MHz MHz
	Channel Separation	V <sub>OUT</sub> = ±10V, R <sub>L</sub> = 500Ω	±15V	●	96		dB
I <sub>S</sub>	Supply Current	Each Amplifier Each Amplifier	±15V ±5V	● ●		1.55 1.50	mA mA

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Differential inputs of ±10V are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

**Note 3:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

**Note 4:** Slew rate is measured between ±10V on the output with ±6V input for ±15V supplies and ±1V on the output with ±1.75V input for ±5V supplies.

**Note 5:** Full power bandwidth is calculated from the slew rate measurement:  $\text{FPBW} = (\text{SR})/2\pi V_p$ .


**Note 6:** This parameter is not 100% tested.

**Note 7:** The LT1355C/LT1356C/LT1356I are guaranteed functional over the operating temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The LT1356H is guaranteed functional over the operating temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  case temperature ( $T_C$ ).


**Note 8:** The LT1355C/LT1356C are guaranteed to meet specified performance from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ . The LT1355C/LT1356C are designed, characterized and expected to meet specified performance from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , but are not tested or QA sampled at these temperatures. The LT1356I is guaranteed to meet specified performance from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The LT1356H is guaranteed to meet specified performance from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  case temperature ( $T_C$ ). The parts are pulse tested at these temperatures. Internal warm-up drift must be taken into account separately. Care must be taken not to exceed the maximum junction temperature.

# TYPICAL PERFORMANCE CHARACTERISTICS


**Supply Current vs Supply Voltage and Temperature**




**Input Common Mode Range vs Supply Voltage**




**Input Bias Current vs Input Common Mode Voltage**




**Input Bias Current vs Temperature**




**Input Noise Spectral Density**




**Open-Loop Gain vs Resistive Load**




**Open-Loop Gain vs Temperature**



**Output Voltage Swing vs Supply Voltage**




**Output Voltage Swing vs Load Current**




# TYPICAL PERFORMANCE CHARACTERISTICS

**Output Short-Circuit Current vs Temperature**




1355/1356 G10

**Settling Time vs Output Step (Noninverting)**




1355/1356 G11

**Settling Time vs Output Step (Inverting)**




1355/1356 G12

**Output Impedance vs Frequency**




1355/1356 G13

**Frequency Response vs Capacitive Load**




1355/1356 G19

**Gain Bandwidth and Phase Margin vs Supply Voltage**




1355/1356 G15

**Gain Bandwidth and Phase Margin vs Temperature**




1355/1356 G16

**Frequency Response vs Supply Voltage (A\_V = 1)**



1355/1356 G17


**Frequency Response vs Supply Voltage (A\_V = -1)**



1355/1356 G18


## TYPICAL PERFORMANCE CHARACTERISTICS

**Gain and Phase vs Frequency**




1355/1356 G14

**Power Supply Rejection Ratio vs Frequency**




1355/1356 G20

**Common Mode Rejection Ratio vs Frequency**




1355/1356 G21

**Slew Rate vs Supply Voltage**




1355/1356 G22

**Slew Rate vs Temperature**




1355/1356 G23

**Slew Rate vs Input Level**




1355/1356 G24

**Total Harmonic Distortion vs Frequency**




1355/1356 G25

**Undistorted Output Swing vs Frequency ( $\pm 15V$ )**



1355/1356 G26


**Undistorted Output Swing vs Frequency ( $\pm 5V$ )**



1355/1356 G27


# TYPICAL PERFORMANCE CHARACTERISTICS

**2nd and 3rd Harmonic Distortion vs Frequency**




1355/1356 G28

**Crosstalk vs Frequency**




1355/1356 G29

**Capacitive Load Handling**




1355/1356 G30

**Small-Signal Transient ( $A_V = 1$ )**




12556 G31

**Small-Signal Transient ( $A_V = -1$ )**




12556 G32

**Small-Signal Transient ( $A_V = -1$ ,  $C_L = 1000pF$ )**




12556 G33

**Large-Signal Transient ( $A_V = 1$ )**




12556 G34

**Large-Signal Transient ( $A_V = -1$ )**



12556 G35

**Large-Signal Transient ( $A_V = 1$ ,  $C_L = 10,000pF$ )**



12556 G36



## APPLICATIONS INFORMATION

### Layout and Passive Components

The LT1355/LT1356 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths, and RF-quality bypass capacitors (0.01μF to 0.1μF). For high drive current applications use low ESR bypass capacitors (1μF to 10μF tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking or oscillations. If feedback resistors greater than 5k are used, a parallel capacitor of value:

$$C_F > R_G \times C_{IN}/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used,  $C_F$  should be greater than or equal to  $C_{IN}$ .

### Capacitive Loading

The LT1355/LT1356 are stable with any capacitive load. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

### Input Considerations

Each of the LT1355/LT1356 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. **The part should not be used as a comparator, peak detector or other open-loop application with large, sustained differential inputs.** Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

### Circuit Operation

The LT1355/LT1356 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive an 800Ω resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by  $R_1$ , so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1355/LT1356 are tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

## APPLICATIONS INFORMATION

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

### Power Dissipation

The LT1355/LT1356 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction

temperature ( $T_J$ ) is calculated from the ambient or case temperature ( $T_A$  or  $T_C$ ) and power dissipation ( $P_D$ ) as follows:

$$\text{LT1355CN8: } T_J = T_A + (P_D \cdot 130^\circ\text{C/W})$$

$$\text{LT1355CS8: } T_J = T_A + (P_D \cdot 190^\circ\text{C/W})$$

$$\text{LT1356CN: } T_J = T_A + (P_D \cdot 110^\circ\text{C/W})$$

$$\text{LT1356CS: } T_J = T_A + (P_D \cdot 150^\circ\text{C/W})$$

$$\text{LT1356HS: } T_J = T_C + (P_D \cdot 30^\circ\text{C/W})$$

Worst-case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier  $P_{D\text{MAX}}$  is:


$$P_{D\text{MAX}} = (V^+ - V^-)(I_{S\text{MAX}}) + (V^+/2)^2/R_L$$

Example: LT1356 in S16 at  $T_A = 70^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 1\text{k}\Omega$

$$P_{D\text{MAX}} = (30\text{V})(1.45\text{mA}) + (7.5\text{V})^2/1\text{k}\Omega = 99.8\text{mW}$$


$$T_{J\text{MAX}} = 70^\circ\text{C} + (4 \cdot 99.8\text{mW})(150^\circ\text{C/W}) = 130^\circ\text{C}$$

## SIMPLIFIED SCHEMATIC



## PACKAGE DESCRIPTION

### N Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510 Rev I)




**NOTE:**

1. DIMENSIONS ARE  $\frac{\text{INCHES}}{\text{MILLIMETERS}}$

\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.  
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

### N Package 14-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510 Rev I)



**NOTE:**

1. DIMENSIONS ARE  $\frac{\text{INCHES}}{\text{MILLIMETERS}}$

\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.  
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

# PACKAGE DESCRIPTION

## S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)





Diagram illustrating the recommended solder pad layout for a 5-pin package. The layout shows two rows of pads. The top row pads are labeled with dimensions: .050 BSC (pitch), .045  $\pm$ .005 (width), and .245 MIN (height). The bottom row pads are labeled with dimensions: .030  $\pm$ .005 TYP (pitch), .160  $\pm$ .005 (height), and labels 1, 2, 3, N/2, and N. The text "RECOMMENDED SOLDER PAD LAYOUT" is at the bottom.



The drawing shows a 16-pin connector with the following dimensions and callouts:


- Top View:**
  - Overall width:  $.386 - .394$  (9.804 - 10.008) (NOTE 3)
  - Pin pitch (between pins 1 and 16):  $.228 - .244$  (5.791 - 6.197)
  - Pin height (from mounting surface):  $.150 - .157$  (3.810 - 3.988) (NOTE 3)
  - Pin numbers 1 through 16 are indicated.
  - Internal feature labeled "N" and "N/2".
- Side View:**
  - Overall height:  $.053 - .069$  (1.346 - 1.752)
  - Mounting surface thickness:  $.004 - .010$  (0.101 - 0.254)
  - Pin height (from mounting surface):  $.014 - .019$  (0.355 - 0.483) (TYP)
  - Pin pitch (between pins 1 and 16):  $.050$  (1.270) (BSC)

**REVISION HISTORY** (Revision history begins at Rev C)


REV	DATE	DESCRIPTION	PAGE NUMBER
C	05/12	Added H- and I-grades	2, 5, 11

TYPICAL APPLICATIONS

Instrumentation Amplifier



100kHz, 4th Order Butterworth Filter (Sallen-Key)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1354	12MHz, 400V/μs Op Amp	Single Version of LT1355/LT1356
LT1352/LT1353	Dual and Quad 250μA, 3MHz, 200V/μs Op Amps	Lower Power Version of LT1355/LT1356, V <sub>OS</sub> = 0.6mV, I <sub>S</sub> = 250μA/Amplifier
LT1358/LT1359	Dual and Quad 25MHz, 600V/μs Op Amps	Faster Version of LT1355/LT1356, V <sub>OS</sub> = 0.6mV, I <sub>S</sub> = 2mA/Amplifier