## **Specifications**

Maximum	Ratings	at $Ta = 2$	5°C (N	ote1)
---------	---------	-------------	--------	-------

Parameter	Symbol	Conditions	Ratings	Unit
V <sub>CC</sub> maximum supply voltage	V <sub>CC</sub> max		18	V
OUT pin maximum output current	IOUT max		50	mA
OUT pin output withstand voltage	V <sub>OUT</sub> max		18	V
HB maximum output current	I <sub>HB</sub> max		10	mA
VTH input pin withstand voltage	V <sub>VTH</sub> max		8	V
RD/FG output pin output withstand voltage	V <sub>RD</sub> /V <sub>FG</sub> max		18	V
RD/FG output current	I <sub>RD</sub> /I <sub>FG</sub> max		10	mA
Allowable power dissipation	Pd max	Mounted on a specified board (Note2)	800	mW
Operating temperature range	Topr		-30 to +95	°C
Storage temperature range	Tstg		-55 to +150	°C

Stresses exceeding those listed in the Maximum Rating table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Specified board: 114.3mm × 76.1mm × 1.6mm, glass epoxy board.

#### **Recommended Operating Conditions** at $Ta = 25^{\circ}C$ (Note3)

Parameter	Symbol	Conditions	Ratings	Unit
V <sub>CC</sub> supply voltage	V <sub>CC</sub>		6 to 16	V
VTH input level voltage range	VTH	Full speed mode	0 to 7	V
Hall input common phase input	VICM		0.2 to 3	V
voltage range				

3. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### Electrical Characteristics at $Ta = 25^{\circ}C$ , $V_{CC} = 12V$ , unless otherwise specified. (Note4)

<b>D</b>				Ratings			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Circuit current	I <sub>CC</sub> 1	During drive	6	10	14	mA	
	I <sub>CC</sub> 2	During lock protection	6	10	14	mA	
6VREG voltage	6VREG	I <sub>6VREG</sub> = 5mA	5.80	6.0	6.15	V	
HB voltage	V <sub>HB</sub>	I <sub>HB</sub> = 5mA	1.05	1.22	1.35	V	
VOVER voltage	VVOVER	I <sub>VOVER</sub> = 1mA	12.0	12.8	13.6	V	
CPWM-H level voltage	VCRH		4.35	4.55	4.75	V	
CPWM-L level voltage	VCRL		1.45	1.65	1.85	V	
CPWM oscillation frequency	FPWM	C = 100pF	18	25	32	kHz	
CT pin H level voltage	VCTH		3.4	3.6	3.8	V	
CT pin L level voltage	VCTL		1.4	1.6	1.8	V	
ICT pin charge current	ICT1	V <sub>CT</sub> = 1.2V	1.6	2.0	2.5	μΑ	
ICT pin discharge current	I <sub>CT<sup>2</sup></sub>	V <sub>CT</sub> = 4.0V	0.16	0.20	0.28	μA	
ICT charge/discharge current ratio	RCT	I <sub>CT</sub> 1/I <sub>CT</sub> 2	8	10	12	deg	
OUT-N output voltage	VON	I <sub>O</sub> = 20mA	4	10		V	
OUT-P sink current	I <sub>OP</sub>		15	20		mA	
Hall input sensitivity	VHN	Zero peak value (including offset and hysteresis)		10	20	mV	
RD/FG output pin L voltage	V <sub>RD</sub> /V <sub>FG</sub>	I <sub>RD</sub> /I <sub>FG</sub> = 5mA		0.15	0.3	V	
RD/FG output pin leak current	IRDL/IFGL	$V_{RD}/V_{FG} = 16V$			30	μА	


4. Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### **Package Dimensions**

unit : mm


#### SSOP20 (225mil) CASE 565AN

ISSUE A




NOTE: The measurements are not to guarantee but for reference only.


\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



## LB11967V



## **Pin Assignment**




#### **Truth Table**

During full-speed rotation


IN⁻	IN+	СТ	OUT1P	OUT1N	OUT2P	OUT2N	FG	RD	Mode
н	L		L	L	OFF	Н	L		$OUT1 \rightarrow 2 \text{ drive}$
L	Н	L	OFF	Н	L	L	OFF	L	$OUT2 \rightarrow 1 \text{ drive}$
Н	L		OFF	L	OFF	Н	L		Look and other
L	Н	Н	OFF	Н	OFF	L	OFF	OFF	Lock protection

VTH	CPWM	IN⁻	IN <sup>+</sup>	OUT1P	OUT1N	OUT2P	OUT2N	Mode
		Н	L	L	L	OFF	Н	$OUT1 \rightarrow 2 \text{ drive}$
L	Н	L	Н	OFF	Н	L	L	$OUT2 \rightarrow 1 \text{ drive}$
		Н	L	OFF	L	OFF	Н	During rotation
Н	L	L	Н	OFF	Н	OFF	L	Regeneration in lower Tr


# **Block Diagram**



# Sample Application Circuit 1 (12V)



# Sample Application Circuit 2 (24V, 48V)



## LB11967V

#### \*1. <Power supply-GND wiring>

SGND is connected to the control circuit power supply system.

\*2. < Power stabilization capacitor for regeneration>

For the CM capacitor that is a power stabilization capacitor for PWM drive and for absorption of kick-back, the capacitance uses  $0.1\mu$ F or more. In this IC, the lower Transistor performs current regeneration by means of switching of upper Transistor. Connect CM between V<sub>CC</sub> and GND with the thick pattern and along the shortest route.

\*3. <Zener diode to stabilize power supply for regneration>

Be sure to use the zener diode if kick-back causes excessive increase of the supply voltage because such increase damages IC.

#### \*4. <Hall input>

Wiring need to be short to prevent carrying of the noise. If the noise is carried, insert a capacitor between IN+ and IN-. The Hall input circuit is a comparator having a hysteresis of 20mV. It is recommended that the Hall input level is more than three times (60mVp-p) this hysteresis.

\*5. <Capacitor to set the PWM oscillation frequency>

With CP = 100pF, oscillation occurs at f = 25kHz and provides the basic frequency of PWM.

#### \*6. <RD output>

This is the open collector output, which outputs "L" during rotation and "H" at stop. This output is left open when not used.

#### \*7. <FG output>

This is the open collector output, which can detect the rotation speed using the FG output according to the phase shift. This output is left open when not used.

#### \*8. <HB pin>

This is a Hall element bias pin, that is, the constant-voltage output pin.

\*9. <RMI pin>

This is the minimum speed setting pin, which is pulled up with 6VREG when not used. When IC power may possibly be turned OFF first when the pin is used, be sure to insert a current limiting resistor to prevent inflow of the large current. (The same applies to the VTH pin.)

#### \*10. <ROFF pin>

This pin sets the soft switching time to cut the reactive current before phase change and is connected to 6VREG when not used.

#### \*11. <VLIM pin>

This pin activates the current limiter when the SENSE pin voltage is higher than the VLIM pin voltage and is connected to 6VREG when not used.


#### \*12. <SENSE pin>

This is connected to GND when not used.

#### \*13. <VOVER pin>

This is a pin for constant-voltage bias and should be used for application of 24V and 48V. (Refer to the sample application circuit.) Be sure to use the current limiting resistor. This is left open when not used.

## **Control Timing Chart**



(1) Minimum speed setting (stop) mode

PWM-IN input is filtered to generate the VTH voltage. At low speed, the fan rotates with the minimum speed set with RMI pin during low speed. If the minimum speed is not set (RMI = 6VREG), the fan stops.

(2) Low⇔High speed mode

PWM control is made through comparison of oscillation and VTH voltages with CPWM changing between  $1.6V \Leftrightarrow 4.6V$ . When the VTH voltage is lower, the IC switches to drive mode. When the VTH voltage is higher, the p-channel FET is turned off and coil current is regenerated through the low-side FET. Therefore, as the VTH voltage lowers, the output ON-DUTY increases, increasing the coil current and raising the motor speed. The rotation speed is fed back by the FG output.

(3) Full speed mode

The full-speed mode becomes effective with the VTH voltage of 1.65V or less. (VTH must be equal to GND when the speed control is not to be made.)

#### (4) PWM-IN input disconnection mode

When the PWM-IN input pin is disconnected, VTH becomes 1.65V or les and the output enables full drive at 100%. The fan runs at full speed. (Refer to the sample application circuit.)

### LB11967V

#### **ORDERING INFORMATION**

Device	Package	Wire Bond	Shipping(Qty/Packing)
LB11967V-MPB-H	SSOP20(225mil)	Au-wire	70 / Fan-fold
	(Pb-Free / Halogen Free)		
LB11967V-TLM-H	SSOP20(225mil)	Au-wire	2000 / Tape & Reel
	(Pb-Free / Halogen Free)		
LB11967V-W-AH	SSOP20(225mil)	Cu-wire	2000 / Tape & Reel
	(Pb-Free / Halogen Free)		

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub\_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising o

> www.onsemi.com 10