Figure 2. Block Diagram



Figure 3. Pin Connections



DIP8



SO16

Table 2. Pin Description

DIP	SO (*)	Name	Function
1	2	GND	Ground
2	3	SS_INH	A logic signal (active low) disables the device (sleep mode operation). A capacitor connected between this pin and ground determines the soft start time. When this pin is grounded disabled the device (driven by open collector/drain).
3	4	OSC	An external resistor connected between the unregulated input voltage and this pin and a capacitor connected from this pin to ground fix the switching frequency. (Line feed forward is automatically obtained)
4	5, 6	OUT	Stepdown regulator output
5	11	V_{CC}	Unregulated DC input voltage
6	12	BOOT	A capacitor connected between this pin and OUT allows to drive the internal DMOS Transistor
7	13	COMP	E/A output to be used for frequency compensation
8	14	FB	Stepdown feedback input. Connecting directly to this pin results in an output voltage of 3.3V. An external resistive divider is required for higher output voltages.

(*) Pins 1, 7, 8, 9, 10, 15 and 16 are not internally, electrically connected to the die.

Downloaded from Arrow.com.

Table 3. Absolute Maximum Ratings

Symbol		Parameter		Value	Unit
Minidip	S016				
V_5	V_{11}	Input voltage		58	V
V4	V_5,V_6	Output DC voltage		-1	V
		Output peak voltage at t = 0.1µs f=200KHz		-5	V
I_4	I_5,I_6	Maximum output current		int. limit.	
V_6-V_5	V_{12}-V_{11}			14	V
V_6	V_{12}	Bootstrap voltage		70	V
V_7	V_{13}	Analogs input voltage (V_{CC} = 24V		12	V
V_2	V_3	Analogs input voltage (V_{CC} = 24V)		13	V
V_8	V_{14}	(V_{CC} = 20V)		6 -0.3	V V
P_{tot}		Power dissipation a Tamb ≤60°C	**DIP8**	1	W
			SO16	0.8	W
T_j,T_{stg}		Junction and storage temperature		-40 to 150	°C

Table 4. Thermal Data

Symbol	Parameter		DIP8	SO16	Unit
$R_{th(j\text{-}amb)}$	Thermal Resistance Junction to ambient	Max.	90 (*)	110 (*)	°C/W

(*) Package mounted on board.

3 ELECTRICAL CHARACTERISTCS

Table 5. (T_j = 25°C, Cosc = 2.7nF, Rosc = 20kΩ, V_{CC} = 24V, unless otherwise specified.)
*** Specification Refered to T_j from 0 to 125°C**

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
DYNAMIC CHARACTERISTIC							
V_I	Operating input voltage range	Vo = 3.3 to 50V; Io = 1.5A	*	8		55	V
Vo	Output voltage	Io = 0.5A		3.33	3.36	3.39	V
		Io = 0.2 to 1.5A		3.292	3.36	3.427	V
		Vcc = 8 to 55V	*	3.22	3.36	3.5	V
Vd	Dropout voltage	Vcc = 10V; Io = 1.5A			0.44	0.55	V
			*			0.88	V
I_l	Maximum limiting current Efficiency	V_{cc} = 8 to 55V	*	2	2.5	3	A
		Vo = 3.3V; Io = 1.5A			85		%
fs	Switching frequency		*	90	100	110	KHz
SVRR	Supply voltage ripple rejection	Vi = Vcc+2V_{RMS}; Vo = Vref; Io = 1.5A; f_{ripple} = 100Hz		60			dB
	Voltage stability of switching frequency	Vcc = 8 to 55V			3	6	%
	Temp. stability of switching frequency	Tj = 0 to 125°C			4		%

Downloaded from Arrow.com.

Table 5. (T_j = 25°C, Cosc = 2.7nF, Rosc = 20kΩ, V_{CC} = 24V, unless otherwise specified.)
*** Specification Refered to T_j from 0 to 125°C**

Soft Start							
	Soft start charge current			30	40	50	µA
	Soft start discharge current			6	10	14	µA
Inhibit							
V_{LL}	Low level voltage		*			0.9	V
I_{sLL}	Isource Low level		*		5	15	µA
DC Characteristics							
I_{qop}	Total operating quiescent current				4	6	mA
I_q	Quiescent current	Duty Cycle = 0; V_{FB} = 3.8V			2.5	3.5	mA
$I_{qst\text{-}by}$	Total stand-by quiescent current	V_{inh} <0.9V			100	200	µA
		Vcc = 55V; Vinh<0.9V			150	300	µA
Error Amplifier							
V_{FB}	Voltage Feedback Input			3.33	3.36	3.39	V
R_L	Line regulation	Vcc = 8 to 55V			5	10	mV
	Ref. voltage stability vs temperature		*		0.4		mV/°C
V_{oH}	High level output voltage	V_{FB} = 2.5V		10.3			V
V_{oL}	Low level output voltage	V_{FB} = 3.8V				0.65	V
$I_{o\ source}$	Source output current	V_{comp} = 6V; V_{FB} = 2.5V		200	300		µA
$I_{o\ sink}$	Sink output current	V_{comp} = 6V; V_{FB}= 3.8V		200	300		µA
I_b	Source bias current				2	3	µA
SVRR E/A	Supply voltage ripple rejection	V_{comp} = V_{fb}; V_{cc} = 8 to 55V		60	80		dB
	DC open loop gain	R_L = ∞		50	57		dB
gm	Transconductance	I_{comp} = -0.1 to 0.1mA V_{comp} = 6V			2.5		ms
Oscillator Section							
	Ramp Valley			0.78	0.85	0.92	V
	Ramp peak	Vcc = 8V		2	2.15	2.3	V
		Vcc = 55V		9	9.6	10.2	V
	Maximum duty cycle			95	97		%
	Maximum Frequency	Duty Cycle = 0% ; R_{osc} = 13kΩ, C_{osc} = 820pF				300	kHz

Downloaded from Arrow.com.

Table 6. Typical Performance (Using Evaluation Board) fsw = 100kHz

Output Voltage	Output Ripple	Efficiency V_{CC} =35V I_O = 1.5A	Line Regulation I_o = 1.5A V_{CC} = 8 to 55V	Load Regulation V_{CC} =35V I_O = 0.5 to 1.5A
3.3V	10mV	84 (%)	3mV	6mV
5.1V	10mV	86 (%)	3mV	6mV
12V	12mV	93 (%)	3mV (V_{CC} =15 to 55V)	4mV

Figure 4. Test and valuation board circuit.



C1=220µF/63V EKE
C2=2.7nF
C5=100nF
C6=100nF
C7=220nF/63V
C8=330µF/35V CG Sanyo
L1=126µH KoolMu 77120 - 65 Turns - 0.5mm
R1=20K
R2=9.1K
D1=STPS3L60U

L4971

V_O(V)	R3(KΩ)	R4(KΩ)
3.3	0	
5.1	2.7	4.7
12	12	4.7
15	16	4.7
18	20	4.7
24	30	4.7

Figure 5. PCB and component layout of the figure 4.



Downloaded from Arrow.com.

Figure 6. Quiescent drain current vs. input voltage.



Figure 7. Quiescent current vs. junction temperature



Figure 8. Stand-by drain current vs. input voltage



Figure 9. Line Regulation



Figure 10. Line Regulation



Figure 11. Switching frquency vs. R1 and C2



Downloaded from Arrow.com.

Figure 12. Switching Frequency vs. input voltage.



Figure 13. Switching frequency vs. junction temperature.



Figure 14. Dropout voltage between pin 5 and 4



Figure 15. Efficiency vs output voltage.



Figure 16. Efficiency vs. output current.



Figure 17. Efficiency vs. output current.



Downloaded from Arrow.com.

Figure 18. Efficiency vs. output current.



Figure 19. Efficiency vs. output current.



Figure 20. Efficiency vs. V_{CC}.



Figure 21. Power dissipation vs. Vcc.



Figure 22. Efficiency vs. V_O



Figure 23. Pulse by pulse limiting current vs. junction temperature.



Downloaded from Arrow.com.

Figure 24. Load transient.



Figure 25. Line transient.



Figure 26. Soft start capacitor selection Vs inductor and Vccmax.



Figure 27. Soft start capacitor selection vs. Inductor and Vccmax



Figure 28. Open loop frequency and phase of error amplifier



Downloaded from Arrow.com.

Figure 29. DIP8 Mechanical Data & Package Dimensions

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A		3.32			0.131	
a1	0.51			0.020		
B	1.15		1.65	0.045		0.065
b	0.356		0.55	0.014		0.022
b1	0.204		0.304	0.008		0.012
D			10.92			0.430
E	7.95		9.75	0.313		0.384
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			6.6			0.260
I			5.08			0.200
L	3.18		3.81	0.125		0.150
Z			1.52			0.060

OUTLINE AND MECHANICAL DATA



DIP-8



Downloaded from Arrow.com.

Figure 30. SO16 Mechanical Data & Package Dimensions

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
B	0.33		0.51	0.013		0.200
C	0.23		0.32	0.009		0.013
D (1)	10.10		10.50	0.398		0.413
E	7.40		7.60	0.291		0.299
e		1.27			0.050	
H	10.0		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.40		1.27	0.016		0.050
k	0° (min.), 8° (max.)					
ddd			0.10			0.004

(1) "D" dimension does not include mold flash, protusions or gate burrs. Mold flash, protusions or gate burrs shall not exceed 0.15mm per side.

OUTLINE AND MECHANICAL DATA



SO16 (Wide)



Downloaded from Arrow.com.

4 REVISION HISTORY

Table 7. Revision History

Date	Revision	Description of Changes
October 2004	10	First Issue in EDOCS
May 2005	11	Updated the Layout look & feel. Changed name of the D1 on the figs. 1 and 4.

Downloaded from Arrow.com.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

Downloaded from Arrow.com.