



PIN CONFIGURATION 32-Pin SOJ




PIN CONFIGURATION 32-Pin TSOP (Type II) (T) 32-Pin sTSOP (Type I) (H)



PIN DESCRIPTIONS

A0-A16	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Bidirectional Ports
VDD	Power
GND	Ground

PIN CONFIGURATION 48-mini BGA (B) (6 mm x 8 mm)





TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current	
Not Selected (Power-down)	Χ	Н	Χ	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	High-Z	lcc1, lcc2	
Read	Н	L	L	D оит	lcc1, lcc2	
Write	Ĺ	Ĺ	Χ	Din	lcc1, lcc2	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V	
Тѕтс	Storage Temperature	-65 to +150	C	
Рт	Power Dissipation	1.5	W	
VDD	VDD Related to GND	-0.2 to +3.9	V	

Note:

OPERATING RANGE (VDD)

Range	Ambient Temperature	V _{DD} (15 ns)	V _{DD} (12 ns)
Commercial	0°Cto+70°C	2.5V-3.6V	3.3V <u>+</u> 10%
Industrial	-40°Cto+85°C	2.5V-3.6V	3.3V <u>+</u> 10%
Automotive	-40°Cto+125°C	2.5V-3.6V	3.3V <u>+</u> 10%

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 2.5V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min., Iон = -1.0 mA	2.3	_	V
Vol	Output LOW Voltage	V _{DD} = Min., I _{OL} = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	-2	2	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-2	2	μΑ

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 3.3V \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	– 2	2	μΑ
ILO	Output Leakage	GND ≤ Vo∪т ≤ VDD, Outputs Disabled	-2	2	μΑ

Note:

VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested.
 VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 10 ns). Not 100% tested.

 $[\]begin{array}{ll} \text{1.} & \text{V}_{\text{IL}}(\text{min.}) = -0.3 \text{V}_{\text{DC}}; \text{V}_{\text{IL}}(\text{min.}) = -2.0 \text{V}_{\text{AC}} \text{ (pulse width} < 10 \, \text{ns}). \, \text{Not} \, 100\% \, \text{tested.} \\ & \text{V}_{\text{IH}}(\text{max.}) = \text{V}_{\text{DD}} + 0.3 \text{V}_{\text{DC}}; \text{V}_{\text{IH}}(\text{max.}) = \text{V}_{\text{DD}} + 2.0 \text{V}_{\text{AC}} \text{ (pulse width} < 10 \, \text{ns}). \, \text{Not} \, 100\% \, \text{tested.} \\ \end{array}$



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-12	ns	-15	ns	
Symbol	Parameter	Test Conditions	Options	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	VDD = Max.,	COM.	_	35	_	30	mA
	Supply Current	IOUT = 0 mA, f = fMAX	IND.	_	45	_	40	
			AUTO	_	60	_	50	
			typ. ⁽²⁾	_	20	_	20	
lcc1	Operating Supply	VDD = Max.,	COM.	_	5	_	5	mA
	Current	lout = 0mA, f = 0	IND.	_	5	_	5	
			AUTO	_	5	_	5	
ISB1	TTL Standby Current	V _{DD} = Max.,	COM.	_	3	_	3	mA
	(TTL Inputs)	VIN = VIH or VIL	IND.	_	4	_	4	
		$\overline{CE} \ge V_{IH}, f = 0$	AUTO	_	4	_	4	
ISB2	CMOS Standby	VDD = Max.,	COM.	_	20	_	20	uA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	IND.	_	50	_	50	
	. ,	$Vin \ge Vdd - 0.2V$, or	AUTO	_	75	_	75	
		$V_{IN} \le 0.2V, f = 0$	typ. ⁽²⁾	_	6		6	

Note:

CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.


^{2.} Typical values are measured at VDD=2.5V, TA=25°C. Not 100% tested.



AC TEST CONDITIONS

Parameter	Unit (2.5V-3.6V)	Unit (3.3V <u>+</u> 10%)
Input Pulse Level	0V to VDD V	0V to VDD V
Input Rise and Fall Times	1.5ns	1.5ns
Input and Output Timing and Reference Level (VRef)	V _{DD} /2	V _{DD} /2 + 0.05
Output Load	See Figures 1a and 1b	See Figures 1a and 1b

AC TEST LOADS



 $\begin{array}{c} 319 \ \Omega \\ 2.5 \text{V} \ \text{O} \\ \hline \\ \text{OUTPUT} \ \text{O} \\ \hline \\ \text{Including} \\ \text{jig and} \\ \text{scope} \end{array} \begin{array}{c} 353 \ \Omega \\ \hline \end{array}$

Figure 1a.

Figure 1b.



READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

		-12 ns		-15	-15 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	12	_	15	_	ns	
taa	Address Access Time	_	12	_	15	ns	
tона	Output Hold Time	3	_	3	_	ns	
tace	CE Access Time	_	12	_	15	ns	
tdoe	OE Access Time	_	6	_	7	ns	
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns	
thzoe(2)	OE to High-Z Output	0	6	0	6	ns	
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	ns	
thzce(2)	CE to High-Z Output	0	6	0	6	ns	
t PU	CE to Power Up Time	0	_	0	_	ns	
t PD	CE to Power Down Time		12		15	ns	


Notes:

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1.


2. Tested with the loading specified in Figure 1. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.



AC WAVEFORMS READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , \overline{CE} = V_{IL}.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)


		-12	? ns	-15	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	12	_	15	_	ns
tsce	CE to Write End	9	_	10	_	ns
taw	Address Setup Time to Write End	9	_	10	_	ns
tна	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
tPWE ₁ ⁽¹⁾	WE Pulse Width (OE High)	9	_	10	_	ns
tPWE ₂ ⁽²⁾	WE Pulse Width (OE Low)	11	_	12	_	ns
tsd	Data Setup to Write End	9	_	9	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	7	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	3	_	3	_	ns

Notes:

- 1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.
- 2. Tested with the loading specified in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

AC WAVEFORMS


WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)






AC WAVEFORMS

WRITE CYCLE NO. $2^{(1)}$ (WE Controlled, \overline{OE} = HIGH during Write Cycle)



WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} > V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Operations	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Wavefor	rm	1.8	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.8V, \overline{CE} \ge V_{DD} - 0.2V$	COM.	_	6	20	μΑ
			IND.	_	6	50	
			AUTO.	_	6	75	
tsdr	Data Retention Setup Time	See Data Retention Wavefor	rm	0	_	_	ns
t rdr	Recovery Time	See Data Retention Wavefor	rm	t rc	_	_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical values are measured at VDD = 2.5V, $TA = 25^{\circ}C$. Not 100% tested.



ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
12	IS63WV1024BLL-12TI	32-pin TSOP (Type II)
	IS63WV1024BLL-12TLI	32-pin TSOP (Type II), Lead-free
	IS63WV1024BLL-12HI	sTSOP (Type I) (8mm x13.4mm)
	IS63WV1024BLL-12HLI	sTSOP (Type I) (8mm x13.4mm), Lead-free
	IS63WV1024BLL-12JLI	32-pin SOJ (300-mil), Lead-free
	IS63WV1024BLL-12BI	mBGA(6mmx8mm)
	IS63WV1024BLL-12BLI	mBGA(6mmx8mm), Lead-free

Automotive Range (A3): -40°C to +85°C

Speed (ns)	Order Part No.	Package
15 (12*)	IS64WV1024BLL-15TA3	32-pin TSOP (Type II)
, ,	IS64WV1024BLL-15TLA3	32-pin TSOP (Type II), Lead-free
	IS64WV1024BLL-15HA3	sTSOP (Type I) (8mm x13.4mm)
	IS64WV1024BLL-15HLA3	sTSOP (Type I) (8mm x13.4mm), Lead-free
	IS64WV1024BLL-15BA3	mBGA(6mmx8mm)
	IS64WV1024BLL-15BLA3	mBGA(6mmx8mm), Lead-free

Note:

1. Speed = 12ns for V_{DD} = 3.3V \pm 10%. Speed = 15ns for V_{DD} = 2.5V-3.6V.



