


PIN DESCRIPTIONS

A0-A17	Address Inputs
CS1	Chip Enable 1 Input
CS2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O	7 Input/Output
NC	No Connection
Vcc	Power
GND	Ground

PIN CONFIGURATION 36-pin mini BGA (B) (6mm x 8mm)

32-pin TSOP (TYPE I), sTSOP (TYPE I)





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.2 to Vcc+0.3	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Note:

OPERATING RANGE (Vcc)

Range	Ambient Temperature	IS62WV2568ALL	IS62WV2568BLL	
Commercial	0°C to +70°C	1.65V - 2.2V	2.5V - 3.6V	
Industrial	–40°C to +85°C	1.65V - 2.2V	2.5V - 3.6V	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Vcc	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.65-2.2V	1.4	_	V
		IOH = -1 mA	2.5-3.6V	2.2	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.65-2.2V	_	0.2	V
		lol = 2.1 mA	2.5-3.6V	_	0.4	V
VIH	Input HIGH Voltage		1.65-2.2V	1.4	Vcc + 0.2	V
			2.5-3.6V	2.2	Vcc + 0.3	V
VIL ⁽¹⁾	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.5-3.6V	-0.2	0.6	V
lu	Input Leakage	$GND \leq V_{IN} \leq V_{CC}$		-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vcc, O	utputs Disabled	-1	1	μA

Notes:

- 1. Undershoot: -1.0V for pulse width less than 10ns. Not 100% tested.
- 2. Overshoot: $V_{DD} + 1.0\dot{V}$ for pulse width less than 10ns. Not 100% tested.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF	
Соит	Input/Output Capacitance	Vout = 0V	10	pF	

Note

ACTEST CONDITIONS

Parameter	62WV2568ALL (Unit)	62WV2568BLL (Unit)	
Input Pulse Level	0.4V to Vcc-0.2V	0.4V to Vcc-0.3V	
Input Rise and Fall Times	5 ns	5ns	
Input and Output Timing and Reference Level	Vref	Vref	
Output Load	See Figures 1 and 2	See Figures 1 and 2	

	1.65-2.2V	2.5V - 3.6V	
R1(Ω)	3070	3070	
$R2(\Omega)$	3150	3150	
VREF	0.9V	1.5V	
Vтм	1.8V	2.8V	

ACTEST LOADS




Figure 1




Figure 2

^{1.} Tested initially and after any design or process changes that may affect these parameters.



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

62WV2568ALL (1.65V - 2.2V)

Symbol	Parameter	Test Conditions		Max. 70ns	Unit
Icc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	Com. Ind.	15 15	mA
Icc1	Operating Supply Current	Vcc = Max., lout = 0 mA, f = 0	Com. Ind.	3 3	mA
ISB1	TTL Standby Current (TTL Inputs)	Vcc = Max., Vin = Vih or Vil CS1 = Vih , CS2 = Vil f = 1 MHz	Com. Ind. L,	0.3 0.3	mA
IsB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:controller} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CS1}} \geq \text{Vcc} - 0.2\text{V,}\\ & \text{CS2} \leq 0.2\text{V,}\\ & \text{Vin} \geq \text{Vcc} - 0.2\text{V, or}\\ & \text{Vin} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	5 10	μΑ

Note

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

62WV2568BLL (2.5V - 3.6V)


Symbol	Parameter	Test Conditions		Max. 45ns	Max. 55ns	Max. 70ns	Unit
Icc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	Com. Ind.	35 40	30 35	25 30	mA
ISB1	TTL Standby Current (TTL Inputs)	$Vcc = Max.,$ $Vin = Vih \text{ or } ViL$ $\overline{CS1} = Vih \text{ , } CS2 = Vi$ $f = 1 \text{ MHz}$	Com. Ind.	0.3 0.3	0.3 0.3	0.3 0.3	mA
IsB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:control_control_control} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CS1}} \geq \text{Vcc} - 0.2\text{V,} \\ & \text{CS2} \leq 0.2\text{V,} \\ & \text{Vin} \geq \text{Vcc} - 0.2\text{V, or} \\ & \text{Vin} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	10 10	10 10	10 10	μА

Note:

1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.





READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)


		45ns		55ns		70ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max	Unit
trc	Read Cycle Time	45	_	55	_	70		ns
taa	Address Access Time	_	45	_	55	_	70	ns
toha	Output Hold Time	10	_	10	_	10	_	ns
tacs1/tacs2	CS1/CS2 Access Time	_	45	_	55	_	70	ns
tdoe	OE Access Time		20	_	25		35	ns
thzoe ⁽²⁾	OE to High-Z Output	_	15	_	20	_	25	ns
tlzoe ⁽²⁾	OE to Low-Z Output	5	_	5	_	5	_	ns
tHZCS1/tHZCS2 ⁽²⁾	CS1/CS2 to High-Z Output	0	15	0	20	0	25	ns
tLZCS1/tLZCS2 ⁽²⁾	CS1/CS2 to Low-Z Output	10	_	10	_	10	_	ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS


READ CYCLE NO. 1^(1,2) (Address Controlled) $(\overline{CS1} = \overline{OE} = V_{IL}, CS2 = \overline{WE} = V_{IH})$





AC WAVEFORMS

READ CYCLE NO. 2^(1,3) ($\overline{CS1}$, CS2, \overline{OE} Controlled)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CS1}$ = VIL. CS2= \overline{WE} =VIH.
- 3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW and CS2 HIGH transition.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


		45ns		55	ns	70	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max	Unit
twc	Write Cycle Time	45	_	55	_	70	_	ns
tscs1/tscs2	CS1/CS2 to Write End	35		45	_	60	_	ns
taw	Address Setup Time to Write End	35	_	45	_	60	_	ns
tha	Address Hold from Write End	0	_	0	_	0		ns
tsa	Addrress Setup Time	0		0	_	0	_	ns
tpwe	WE Pulse Width	35	_	40	_	50	_	ns
tsp	Data Setup to Write End	20	_	25	_	30	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	ns
tHZWE	WE LOW to High-Z Output	_	20	_	20	_	20	ns
tlzwe	WE HIGH to Low-Z Output	5	_	5	_	5		ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS


WRITE CYCLE NO. 1 ($\overline{CS1}/CS2$ Controlled, $\overline{OE} = HIGH$ or LOW)






AC WAVEFORMS

WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)



WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)







DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit	
VDR	Vcc for Data Retention	See Data Retention Waveform	1.0	3.6	V	
IDR	Data Retention Current	$Vcc = 1.0V, \overline{CS1} \ge Vcc - 0.2V$	_	10	μΑ	
tsdr	Data Retention Setup Time	See Data Retention Waveform	0	_	ns	
trdr	Recovery Time	See Data Retention Waveform	trc	_	ns	

DATA RETENTION WAVEFORM (CS1 Controlled)



DATA RETENTION WAVEFORM (CS2 Controlled)





ORDERING INFORMATION IS62WV2568ALL (1.65V - 2.2V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
70	IS62WV2568ALL-70TLI	TSOP, TYPE I, Lead-free
70	IS62WV2568ALL-70BI	mini BGA (6mm x 8mm)
70	IS62WV2568ALL-70BLI	mini BGA (6mm x 8mm), Lead-free
70	IS62WV2568ALL-70HLI	sTSOP, TYPE I, Lead-free

IS62WV2568BLL (2.5V - 3.6V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
70	IS62WV2568BLL-70B	mini BGA (6mm x 8mm)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV2568BLL-45TLI	TSOP, TYPE I, Lead-free
45	IS62WV2568BLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV2568BLL-45HLI	sTSOP, TYPE I
55	IS62WV2568BLL-55TLI	TSOP, TYPE I, Lead-free
55	IS62WV2568BLL-55BI	mini BGA (6mm x 8mm)
55	IS62WV2568BLL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV2568BLL-55HLI	sTSOP, TYPE I, Lead-free
70	IS62WV2568BLL-70BI	mini BGA (6mm x 8mm)



