Pin Configuration




Figure 1. Pin Configuration (Top-Through View)

Pin Definitions

Pin #	Name	Description
1	V _{CCA}	A-Side Power Supply
2, 3	A ₀ , A ₁	A-Side Inputs or 3-State Outputs
4	GND	Ground
5	OE	Output Enable Input
6, 7	B ₁ , B ₀	B-Side Inputs or 3-State Outputs
8	V _{CCB}	B-Side Power Supply

Functional Diagram




Figure 2. Functional Diagram

Truth Table

Control	Outputs		
OE	Outputs		
LOW Logic Level	3-State		
HIGH Logic Level	Normal Operation		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter	Min.	Max.	Units
V _{CCA} , V _{CCB}	Supply Voltage		-0.5	7.0	
		A Port	-0.5	7.0	V
V_{IN}	DC Input Voltage	B Port	-0.5	7.0	V
		Control Input (OE)	-0.5	7.0	
		An Outputs 3-State	-0.5	7.0	
\/	Output Valtage ⁽¹⁾	B _n Outputs 3-State	-0.5	7.0	V
Vo	V _O Output Voltage ⁽¹⁾	A _n Outputs Active	-0.5	V _{CCA} + 0.5V	ľ
		B _n Outputs Active	-0.5	V _{CCB} + 0.5V	
I _{IK}	DC Input Diode Current	At V _{IN} < 0V		-50	mA
	DC Output Diode Current	At V _O < 0V		-50	mA
I _{OK}	DC Output Diode Current	At V _O > V _{CC}		+50	IIIA
I _{OH} / I _{OL}	DC Output Source/Sink Cur	rent	-50	+50	mA
Icc	DC V _{CC} or Ground Current per Supply Pin			±100	mA
T _{STG}	Storage Temperature Range	9	-65	+150	°C
ESD	Electrostatic Discharge	Human Body Model, JESD22-A114		8000	V
LSD	Capability	Charged Device Model, JESD22-C101		2000	V

Note:

1. Io absolute maximum rating must be observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter			Max.	Units
V _{CCA} , V _{CCB}	Power Supply Operating		1.65	5.50	V
		A Port	0	5.5	
V_{IN}	Input Voltage	B Port	0	5.5	V
		Control Input (OE)	0	V _{CCA}	
Δ_{t} / Δ_{V}	Maximum Input Edge Rate $V_{CCA/B} = 1.65V$ to 5.5V			200	ns/V
T _A	Free Air Operating Temperature		-40	+85	°C

Note:

2. All unused inputs and I/O pins must be held at V_{CCI} or GND. V_{CCI} is the V_{CC} associated with the input side.

Power-Up/Power-Down Sequencing

FXM translators offer an advantage in that either V_{CC} may be powered up first. This benefit derives from the chip design. When either V_{CC} is at 0V, outputs are in a high-impedance state. The control input (OE) is designed to track the V_{CCA} supply. A pull-down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up/power-down. The size of the pull-down resistor is based upon the current-sinking capability of the device driving the OE pin.

The recommended power-up sequence is:

- 1. Apply power to the first V_{CC} .
- 2. Apply power to the second V_{CC} .
- 3. Drive the OE input HIGH to enable the device.

The recommended power-down sequence is:

- 1. Drive OE input LOW to disable the device.
- 2. Remove power from either V_{CC}.
- 3. Remove power from other V_{CC}.

Application Circuit




Figure 3. Application Circuit

Application Notes

The FXM2IC102 has open-drain outputs and requires pull-up resistors on the four data I/O pins, as shown in Figure 3. If a pair of data I/O pins (A_n/B_n) is not used, both pins should be tied to GND (or both to V_{CC}). In this case, pull-down or pull-up resistors are not required.

The recommended values for the pull-up resistors (R_{PU}) are $1k\Omega$ minimum to $10k\Omega$ maximum. The recommended value for the bypass capacitors (C_{BP}) is $0.1\mu F$. The recommended value for the pull-down resistor (R_{PD}) on OE is $1k\Omega$ or higher and may depend upon the current-sinking capability of the device driving the OE pin.

Low I_{CC} During I²C Idle

In a typical Mobile Internet Device (MID) application, I^2C data transactions are idle the vast majority of the time. Therefore, it is critical that the I^2C translator burns as little current as possible when no data transactions are passing across the I^2C bus. Figure 4 and Figure 5 plot the typical FXM2IC102 I_{CC} performance across the entire voltage translation range during no I^2C data

transactions. In Figure 4, V_{CCB} = 5.5V and in Figure 5, V_{CCB} = 3.3V.

For example, to translate from 1.8V to 3.3V (Figure 5), with no I^2C data transactions present, the total I_{CC} of the FXM2IC102 is typically only 230nA. In effect, the FXM2IC102 virtually powers itself down when the I^2C bus is idle.




Figure 4. FXM2IC102 I_{CC} vs. V_{CCA} Sweep During no I²C Data Transactions (V_{CCB} = 5.5V. T_A = +25°C)

0.30 0.25 0.20 0.10 0.05 0.10 0.05 0.10 0.05 0.10 0.05 0.10 0.05 0.06 0.06 0.06 0.07 0.07 0.08 0.09

Figure 5. FXM2IC102 I_{CC} vs. V_{CCA} Sweep During no I^2C Data Transactions $(V_{CCB} = 3.3V. T_A = +25^{\circ}C)$

Note:

3. Figure 4 depicts the typical I_{CC} of the FXM2IC102 when translating from 5.5V on the V_{CCB} supply to a range of 1.65V – 5.5V on the V_{CCA} supply.

Note:

0.35

 Figure 5 depicts the typical I_{CC} of the FXM2IC102 when translating from 3.3V on the V_{CCB} supply to a range of 1.65V – 3.3V on the V_{CCA} supply.

What Makes a Good I2C Repeater?

The I^2C specification identifies the maximum number of devices allowed on an I^2C segment as 400pf. Therefore, when an I^2C segment exceeds 400pf, a repeater is required to split the segment into two, whereby each of the individual I^2C segments does not exceed 400pf.

The question then arises, "What makes a good I²C repeater?" The question becomes complicated when considering the following factors:

- Current sinking capability of the outputs
- Output edge rates
- Distributed and lumped capacitances of the I²C segment
- Speed of the I²C bus: standard mode (100kbits/s), fast mode (400kbit/s), or fast-mode plus (1000kbit/s)
- Pull-up resistor sizing
- System signal delays, including device propagation delay and time of flight vs. meeting critical data setup/hold times
- Multiple master / slave topologies
- Clock stretching

It is possible to simplify this by focusing on the output current sinking capability relative to the bus impedance.

The DC electrical tables of the I^2C specification, for fast mode, require a maximum V_{OL} of 0.4V while sinking 3mA of current when $V_{DD} > 2V$, and a maximum V_{OL} of 0.2 * V_{DD} , while sinking 3mA when $V_{DD} < 2V$. The




Figure 6. V_{OL} vs. I_{OL} ($V_{DD} = 1.65V$)

minimum I_{OL} is 3mA for a V_{OL} of 0.4V and 6mA for a V_{OL} of 0.6V.

In short, the more a repeater can sink current while maintaining the maximum V_{OL} , the more capacitance it can drive at a given data rate. The I^2C specifically benchmarks this by stating: "to drive a full bus load at 400kHz, 6mA I_{OL} is required at 0.6V V_{OL} . Parts not meeting this specification can still function, but not at 400kHz and 400pF".

As shown in Figure 6, the FXM2IC102 can typically sink 11mA - 13mA, depending on temperature, while maintaining a V_{OL} of 0.33V when V_{DD} is only 1.65V. This says the FXM2IC102 delivers conservatively twice the current sinking capability for a 400pF, 1.65V segment running at 400kHz.

If $V_{DD}=1.95V$, (Figure 7) the FXM2IC102 can sink 18mA-21mA, depending on temperature, while maintaining a V_{OL} of 0.39V. This says the FXM2IC102 delivers conservatively 3 times the current sinking capability for a 400pF, 1.95V segment running at 400kHz.

If $V_{DD}=3.0V$, the FXM2IC102 can sink 25mA -30mA, depending on temperature, while maintaining a V_{OL} of 0.4V. This says the FXM2IC102 delivers conservatively 4x the current sinking capability for a 400pF, 3.0V segment running at 400kHz.




Figure 7. V_{OL} vs. I_{OL} ($V_{DD} = 1.95V$)

DC Electrical Characteristics

 $T_A = -40$ °C to +85°C.

Symbol	Parameter		Conditions	V _{CCA} (V)	V _{CCB} (V)	Min.	Max.	Units
V	High Level Input	Data	nputs A _n	1.65-5.50	1.65-5.50	0.7 x V _{CCA}		V
V_{IHA}	Voltage A	Contr	ol Input OE	1.65-5.50	1.65-5.50	0.9 x V _{CCA}		٧
V_{IHB}	High Level Input Voltage B	Data	inputs B _n	1.65-5.50	1.65–5.50	0.7 x V _{CCB}		V
V_{ILA}	Low Level Input	Data	nputs A _n	1.65-5.50	1.65-5.50		$0.3 \times V_{CCA}$	V
VILA	Voltage A	Contr	ol Input OE	1.65-5.50	1.65-5.50		0.1 x V _{CCA}	
V_{ILB}	Low Level Input Voltage B	Data	nputs B _n	1.65–5.50	1.65–5.50		0.3 x V _{CCB}	٧
V_{OLA}	Low Level Output	Α	I _{OL} = 3mA	1.65-2.30	1.65-5.50		0.1 x V _{CCA}	V
VOLA	Voltage A ⁽⁵⁾	Port	I _{OL} = 6mA	3.00-5.50	1.65–5.50		0.2	V
V_{OLB}	Low Level Output	В	$I_{OL} = 3mA$	1.65-5.50	1.65-2.30		0.1 x V _{CCB}	V
▼ OLB	Voltage B ⁽⁵⁾	Port	I _{OL} = 6mA	1.65-5.50	3.00-5.50		0.2	
I∟	Input Leakage Current		ol Input OE, V _{CCA} or GND	1.65–5.50	1.65–5.50		±1.0	μΑ
1	Power Off	An	V_{IN} or $V_O = 0V$ to 5.5V	0	5.50		±2.0	
I _{OFF}	Leakage Current	B _n	V_{IN} or $V_O = 0V$ to 5.5V	5.50	0		±2.0	μA
		A _n , B _n	$V_O = 0V$ to 5.5V, OE = V_{IL}	5.50	5.50		±2.0	
l _{OZ}	3-State Output Leakage ⁽⁶⁾	An	$V_0 = 0V$ to 5.5V, OE = Don't Care	5.50	0		±2.0	μA
		Bn	$V_0 = 0V$ to 5.5V, OE = Don't Care	0	5.50		±2.0	
I _{CCA} / _B	Quiescent Supply Current ^(7,8)	V _{IN} =	V_{CCI} or GND, $I_0 = 0$	1.65-5.50	1.65–5.50		5.0	μA
I _{CCZ}	Quiescent Supply Current ⁽⁷⁾	V _{IN} = OE =	V_{CCI} or GND, $I_0 = 0$, V_{IL}	1.65-5.50	1.65–5.50		5.0	μA
	Quiescent Supply	V _{IN} =	5.5V or GND, I _O = 0,	0	1.65-5.50		-2.0	
I _{CCA}	Current ⁽⁶⁾	OE =	Don't Care, B _n to A _n	1.65-5.50	0		2.0	μA
lass	Quiescent Supply	V _{IN} =	5.5V or GND, I _O = 0,	1.65-5.50	0		-2.0	
I _{CCB}	Current ⁽⁶⁾	OE =	Don't Care, A _n to B _n	0	1.65-5.50		2.0	μA

- This is the output voltage for static conditions. Dynamic drive specifications are given in the Dynamic Output Electrical Characteristics table.
- "Don't Care" indicates any valid logic level. V_{CCI} is the V_{CC} associated with the input side.
- Reflects current per supply, V_{CCA} or V_{CCB}.

Dynamic Output Electrical Characteristics

Output rise / fall time and dynamic output current⁽⁹⁾. Output load: $C_L = 50 pF$, $R_L = 1 k\Omega$. $T_A = -40 °C$ to +85 °C.

		V _{cco} : ⁽¹⁰⁾								
Symbol	Parameter	4.5 to 5.5V		3.0 to 3.6V		2.3 to 2.7V		1.65 to 1.95V		Units
		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	
t _{rise}	Output Rise Time, A Port, B Port ⁽¹¹⁾		4		5		6		8	ns
t _{fall}	Output Fall Time, A Port, B Port ⁽¹²⁾		4		5		6		8	ns
I _{OHD}	Dynamic Output Current HIGH ⁽¹¹⁾	-45		-24		-15		-8		mA
I _{OLD}	Dynamic Output Current LOW (12)	+45		+24		+15		+8		mA

Notes:

- 9. Dynamic output characteristics are guaranteed, but not tested.
- 10. V_{CCO} is the V_{CC} associated with the output side.
- 11. See Figure 12.12. See Figure 13.

Maximum Data Rate(13)

Output Load: $C_L = 50 pF$, $R_L = 1 k\Omega$. $T_A = -40 °C$ to +85 °C.

		Vc	св:		
V _{CCA}	4.5 to 5.5V	3.0 to 3.6V	2.3 to 2.7V	1.65 to 1.95V	Units
	Min.	Min.	Min.	Min.	
4.5V to 5.5V	40	35	30	20	MHz
3.0V to 3.6V	35	35	30	20	MHz
2.3V to 2.7V	30	30	25	20	MHz
1.65V to 1.95V	20	20	20	20	MHz

Notes:

13. Maximum data rate is guaranteed, but not tested.

Capacitance

 $T_A = +25$ °C.

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance Control Pin (OE)	$V_{CCA} = V_{CCB} = GND$	4	pF
C _{I/O}	Input/Output Capacitance, An, Bn	$V_{CCA} = V_{CCB} = 5.0V$, $OE = V_{CCA}$	6	pF
C_{pd}	Power Dissipation Capacitance	$V_{CCA} = V_{CCB} = 5.0V$, $V_{IN} = 0V$ or V_{CC} , $f = 10MHz$	40	pF

AC Characteristics

Output Load: C_L = 50pF, R_L = 1k Ω . T_A = -40°C to +85°C.

		V _{CCB:}								
Symbol	Parameter	4.5 to	4.5 to 5.5V		3.0 to 3.6V		2.7V	7V 1.65 to	1.95V	Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V _{CCA} = 4.5	5 to 5.5V								•	
4	A to B	1.0	4.5	1.5	5.5	2.0	7.0	3.0	11.5	20
t _{PLH}	B to A	1.0	4.5	1.5	5.5	1.5	6.5	2.5	9.5	ns
4	A to B	2.0	6.0	2.5	6.5	3.0	8.0	4.0	12.5	20
t _{PHL}	B to A	2.0	6.0	2.5	7.0	3.0	8.0	3.5	12.0	ns
	OE to A		9.5		10.0		11.5		18.0	20
t_{PZL}	OE to B		9.0		11.0		13.5		22.0	ns
4	OE to A		26.5		26.5		26.5		26.5	
t _{PLZ}	OE to B		26.0		26.5		20.5		15.5	ns
t _{skew}	A Port, B Port ⁽¹⁴⁾		0.5		0.5		0.5		0.5	ns
V _{CCA} = 3.0				1			· I	· I		
	A to B	1.5	5.5	1.5	6.5	2.0	8.0	3.0	12.0	
t _{PLH}	B to A	1.5	5.5	1.5	6.5	2.0	7.5	2.5	10.5	ns
1	A to B	2.5	7.0	2.5	7.5	3.0	9.0	4.0	13.0	
t _{PHL}	B to A	2.5	6.5	2.5	7.5	3.0	9.5	4.0	13.0	ns
	OE to A		12.5		13.0		15.5		21.0	ns
t _{PZL}	OE to B		10.0		12.5		14.5		22.5	
	OE to A		27.5		28.0		28.0		28.0	
t _{PLZ}	OE to B		27.5		28.0		28.5		22.5	ns
t _{skew}	A Port, B Port ⁽¹⁴⁾		0.5		0.5		0.5		0.5	ns
V _{CCA} = 2.3						I				
	A to B	1.5	6.5	2.0	7.5	2.5	8.5	3.5	12.5	
t _{PLH}	B to A	2.0	7.5	2.0	8.0	2.5	8.5	3.0	11.5	ns
	A to B	3.0	8.5	3.0	9.5	3.0	10.0	4.0	13.5	
t _{PHL}	B to A	3.0	8.0	3.0	9.0	3.0	10.0	4.5	14.0	ns
	OE to A		16.0		16.5		18.0		23.5	
t_{PZL}	OE to B		11.0		14.0		15.5		23.5	ns
	OE to A		29.0		29.0		29.5		29.5	
t _{PLZ}	OE to B		29.0		29.0		29.5		29.5	ns
t _{skew}	A Port, B Port ⁽¹⁴⁾		0.5		0.5		0.5		0.5	ns
V _{CCA} = 1.6	65 to 1.95V					ı		7		
	A to B	2.5	9.5	2.5	10.5	3.0	11.5	4.0	15.0	
t _{PLH}	B to A	3.0	11.5	3.0	12.0	3.5	12.5	4.0	15.0	ns
	A to B	3.5	11.5	4.0	12.5	4.5	14.0	5.0	15.5	7
t _{PHL}	B to A	4.0	12.5	4.0	13.0	4.0	13.5	5.0	15.5	ns
	OE to A		27.0		27.0		27.0		30.0	
t _{PZL}	OE to B		18.0		19.5		22.5		29.0	ns
	OE to A		34.0		34.0		34.5		35.0	
t _{PLZ}	OE to B		31.5		32.5		33.5		36.5	ns
t _{skew}	A Port, B Port ⁽¹⁴⁾		0.5		0.5		0.5		0.5	ns

Note:

^{14.} Skew is the variation of propagation delay between output signals and applies only to output signals on the same port (A_n or B_n) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 15). Skew is guaranteed, but not tested.

Applications Test Circuit




Figure 8. AC Test Circuit

Table 1. Propagation Delay Table

Test	Input Signal	Output Enable Control	S1 Position
t _{PLH} , t _{PHL}	Data Pulses	V _{CCA}	Open
t _{PZL} (OE to A _n , B _n)	0V	LOW to HIGH Switch	2 x V _{CCO}
t_{PLZ} (OE to A_n , B_n)	0V	HIGH to LOW Switch	2 x V _{CCO}

Table 2. AC Load Table

V _{cco}	C _L	R_L
1.8 ±0.15V	50pF	1kΩ
2.5 ±0.2V	50pF	1kΩ
3.3 ±0.3V	50pF	1kΩ
5.0 ±0.5V	50pF	1kΩ

Timing Diagrams




Figure 9. Waveform for Inverting and Non-Inverting Functions⁽¹⁵⁾






Figure 10. 3-STATE Output Low Enable Time⁽¹⁵⁾


OUTPUT CONTROL	VCCA Vmi
DATA OUT	V _{OL} ————————————————————————————————————

Figure 11. 3-STATE Output High Enable Time⁽¹⁵⁾





$$I_{OHD} \approx (C_{L} + C_{I/O}) \times \frac{\Delta V_{OUT}}{\Delta t} = (C_{L} + C_{I/O}) \times \frac{(20\% - 80\%) \times V_{CCO}}{t_{RISE}}$$




$$I_{OLD} \approx \left(C_{L} + C_{I/O}\right) x \, \frac{\Delta V_{OUT}}{\Delta t} = \left(C_{L} + C_{I/O}\right) x \, \frac{\left(80\% - 20\%\right) x \, V_{CCO}}{t_{FALL}}$$

Figure 12. Active Output Rise Time and Dynamic Output Current High

DATA | V_{CCI}/2 | V_{CCI}/2 | V_{CCI}/2 | GND | F-toggle rate, f = 1 / t_{period}

Figure 13. Active Output Fall Time and Dynamic Output Current Low




tskew = (tpHLmax - tpHLmin) or (tpLHmax - tpLHmin)

Figure 14. Maximum Data Rate (or F-Toggle) in MHz

Notes:

- 15. Input $t_R = t_F = 2.0$ ns, 10% to 90% at $V_{IN} = 1.65$ V to 1.95V; Input $t_R = t_F = 2.0$ ns, 10% to 90% at $V_{IN} = 2.3$ to 2.7V; Input $t_R = t_F = 2.5$ ns, 10% to 90%, at $V_{IN} = 3.0$ V to 3.6V only; Input $t_R = t_F = 2.5$ ns, 10% to 90%, at $V_{IN} = 4.5$ V to 5.5 only.
- 16. $V_{CCI} = V_{CCA}$ for control pin OE or $V_{mi} = (V_{CCA} / 2)$.

Physical Dimensions



Notes:

- 1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994
- 4/PIN 1 FLAG, END OF PACKAGE OFFSET
- Š. DRAWING FILE NAME: MKT-MAC08AREV4

MAC08AREV4

Figure 16. 8-Lead MicroPak™, 1.6mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

Tape & Reel Format for MicroPak™

Always visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ EPSTM Auto-SPM™ F-PFS™ Build it Now™ FRFET®

CorePLUS™ Global Power ResourceSM CorePOM/ER™ Green FPS™

CROSSVOLT™ Green FPS™ e-Series™ CTL™ G*тах*™

Current Transfer Logic™ EcoSPARK® GTO™ IntelliMAX™ EfficientMax™ ISOPLANAR™ EZSWTCH™* MegaBuck™ MICROCOUPLER™

Fairchild® Fairchild Semiconductor®

FACT Quiet Series™ FACT FAST®

EastvCore™ EETBench™

FlashVVriter®*

PowerTrench® PowerXS™ Programmable Active Droop™ QFET®

QS™ Quiet Series™

RapidConfigure™

Saving our world, 1mWWW/kW at a time™ SignalWise™

SmartMax™ SMART START™

SPM® STEALTH™ SuperFET™ SuperSOT™3 SuperSOT**6 SuperSOT™8 SupreMOS™ SyncFET™ Sync-Lock™ SYSTEM GENERAL

The Power Franchise®



TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic⁶ TINYOPTO** TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT*** μSerDes™

UHC[®] Ultra FRFET™ UniFET™ VCXTM VisualMax™ XS™

MicroFET™

MicroPak™

MillerDrive™

MotionMa×™

Motion-SPM™

OPTOLOGIC®

PDP SPM™

Power-SPM™

OPTOPLANAR®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are 2. A critical component in any component of a life support, device, or intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
 - system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Definition of Terms

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 142

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.