Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	200			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.19		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 200 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 160 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
On Cha	racteristics		•			
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 3.4 A		0.28	0.36	Ω
g _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 3.4 A (Note 4)		6.7		S
C _{oss} C _{rss}	Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz		95 13	130 17	pF pF
C _{oss}	Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			130	
0	··· Ol 4 4					
	ing Characteristics	1 42			40	
t _{d(on)}	Turn-On Delay Time Turn-On Rise Time	V _{DD} = 100 V, I _D = 10 A,		13	40 190	ns
t _r	Turn-Off Delay Time	$R_G = 25 \Omega$		90 26	70	ns ns
t _{d(off)}	Turn-Off Fall Time	(Note 4, 5)		50	110	ns
Q _q	Total Gate Charge	V = 400 V L = 40 A		13.5	18	nC
Q _{gs}	Gate-Source Charge	$V_{DS} = 160 \text{ V}, I_D = 10 \text{ A},$ $V_{GS} = 10 \text{ V}$		3.8		nC
Q _{gd}	Gate-Drain Charge	VGS - 10 V (Note 4, 5)		5.5		nC
gu	Cate Brain Gharge			0.0		
Drain-S	Source Diode Characteristics ar	nd Maximum Ratings				
I_S	Maximum Continuous Drain-Source Diode Forward Current				6.8	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current				27.2	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 6.8 A			1.5	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 10 A,		130		ns
Q _{rr}	Reverse Recovery Charge	$dI_F / dt = 100 A/\mu s$ (Note 4)		0.6		μC

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 5.9mH, I_{AS} = 6.8A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} \leq 10A, di/dt \leq 300A/µs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300µs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

©2000 Fairchild Semiconductor International Rev. A, April 2000

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage

I_D, Drain Current [A]




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature






Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A, April 2000




©2000 Fairchild Semiconductor International Rev. A, April 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms








Body Diode Reverse Current



©2000 Fairchild Semiconductor International



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{ll} \mathsf{FACT}^\mathsf{TM} & \mathsf{QFET}^\mathsf{TM} \\ \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series}^\mathsf{TM} & \mathsf{QS}^\mathsf{TM} \end{array}$

FAST® Quiet Series $^{\text{TM}}$ SuperSOT $^{\text{TM}}$ -3 SuperSOT $^{\text{TM}}$ -6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.	

©2000 Fairchild Semiconductor International Rev. A, January 2000