
A general-purpose comparator compares an external input pin to the onboard 1.2V reference. This is useful for generating a power-fail interrupt (NMI) but can be used for any purpose. The family also includes a programmable 64-bit serial number that can be locked making it unalterable. Additionally it offers a

dual battery-backed event counter that tracks the number of rising or falling edges detected on dedicated input pins.

Pin Configuration



Pin Name	Function
CNT1, CNT2	Event Counter Inputs
A0, A1	Device Select inputs
CAL/PFO	Clock Calibration and Early
	Power-Fail Output
/RST	Reset Input/Output
VSS	Ground
VBAK	Battery-Backup Supply
PFI	Early Power-fail Input
/INT	Event Counter Driven Interrupt
	Output
FOUT	32.768 kHz Clock Output
SDA	Serial Data
SCL	Serial Clock
VDD	Supply Voltage

Ordering Information									
Base Configuration	Memory Size	Operating Voltage	Reset Threshold	Ordering Part Number					
FM31T378	256Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T378-G					
FM31T376	64Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T376-G					
FM31T374	16Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T374-G					
FM31T372	4Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T372-G					




Figure 1. Block Diagram

Pin Descriptions

Pin Name	Type	Pin Description
A0, A1	Input	Device select inputs are used to address multiple memories on a serial bus. To select the device
		the address value on the two pins must match the corresponding bits contained in the device
		address. The device select pins are pulled down internally.
CNT1, CNT2	Input	Event Counter Inputs: These battery-backed inputs increment counters when an edge is detected
		on the corresponding CNT pin. The polarity is programmable. These pins should not be left
		floating. Tie to ground if pins are not used.
/INT	Output	Event Counter Driven Interrupt Output. This is a battery backed open-drain output. It goes low
		for at least 100 ms upon changes on either CNT1 or CNT2 pin. This pin can be left floating if
		not used.
CAL/PFO	Output	In normal operation, this is the early power-fail output. In CAL mode, it supplies a 512 Hz
		square-wave output for clock calibration.
FOUT	Output	32.768kHz Clock Output. This is a battery backed open-drain output. This pin can be disabled
		by setting the FOEN bit to "0". This pin can be left floating if not used.
/RST	I/O	Active low reset output with weak pull-up. Also input for manual reset.
SDA	I/O	Serial Data & Address: This is a bi-directional line for the two-wire interface. It is open-drain
		and is intended to be wire-OR'd with other devices on the two-wire bus. The input buffer
		incorporates a Schmitt trigger for noise immunity and the output driver includes slope control
		for falling edges. A pull-up resistor is required.
SCL	Input	Serial Clock: The serial clock line for the two-wire interface. Data is clocked out of the device
		on the falling edge, and into the device on the rising edge. The SCL input also incorporates a
		Schmitt trigger input for noise immunity.
PFI	Input	Early Power-fail Input: Typically connected to an unregulated power supply to detect an early
		power failure. This pin should not be left floating.
VBAK	Supply	Backup supply voltage: A 3V battery or a large value capacitor. If no backup supply is used, this
		pin should be tied to V _{DD} .
VDD	Supply	Supply Voltage

Rev. 1.1

Apr. 2011 Page 3 of 26

Overview

The FM31T37x family combines a serial nonvolatile F-RAM, a temperature compensated real-time clock with embedded crystal, and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, a comparator used for early power-fail warning, nonvolatile event counters, and a 64-bit serial number. The FM31T37x integrates these complementary but distinct functions that share a common interface in a single package. Although monolithic, the product is organized as two logical devices, the F-RAM memory, and the RTC/companion. From the system perspective they appear to be two separate devices with unique IDs on the serial bus.

The memory is organized as a stand-alone 2-wire nonvolatile memory with a standard device ID value. The real-time clock and supervisor functions are accessed with a separate 2-wire device ID. This allows clock/calendar data to be read while maintaining the most recently used memory address. The clock and supervisor functions are controlled by 21 special function registers. The RTC and event counter circuits are maintained by the power source on the VBAK pin, allowing them to operate from battery or backup capacitor power when V_{DD} drops below an internally set threshold. Each functional block is described below.

Memory Operation

The FM31T37x is a family of products available in different memory sizes including 4Kb, 16Kb, 64Kb, and 256Kb. The family is software compatible, all versions use consistent two-byte addressing for the memory device. This makes the lowest density device different from its stand-alone memory counterparts but makes them compatible within the entire family.

Memory is organized in bytes, for example the 4Kb memory is 512 x 8 and the 256Kb memory is 32,768 x 8. The memory is based on F-RAM technology. Therefore it can be treated as RAM and is read or written at the speed of the two-wire bus with no delays for write operations. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies. The 2-wire interface protocol is described further on page 13.

The memory array can be write-protected by software. Two bits in the processor companion area (WP0, WP1 in register 0Bh) control the protection setting as shown in the following table. Based on the setting, the protected addresses cannot be written and the 2-wire interface will not acknowledge any data to

protected addresses. The special function registers containing these bits are described in detail below.

Write protect addresses	WP1	WP0
None	0	0
Bottom 1/4	0	1
Bottom ½	1	0
Full array	1	1

Processor Companion

In addition to nonvolatile RAM, the FM31T37x family incorporates a highly integrated processor companion. It includes a low voltage reset, a programmable watchdog timer, battery-backed event counters with interrupt output, a comparator for early power-fail detection or other purposes, and a 64-bit serial number.

Processor Supervisor

Supervisors provide a host processor two basic functions: detection of power supply fault conditions and a watchdog timer to escape a software lockup condition. All FM31T37x devices have a reset pin (/RST) to drive the processor reset input during power faults (and power-up) and software lockups. It is an open-drain output with a weak internal pull-up to V_{DD}. This allows other reset sources to be wire-OR'd to the /RST pin. When V_{DD} is above the programmed trip point, /RST output is pulled weakly to V_{DD}. If V_{DD} drops below the reset trip point voltage level (V_{TP}) the /RST pin will be driven low. It will remain low until V_{DD} falls too low for circuit operation which is the V_{RST} level. When V_{DD} rises again above V_{TP}, /RST will continue to drive low for at least 100 ms (t_{RPU}) to ensure a robust system reset at a reliable V_{DD} level. After t_{RPU} has been met, the /RST pin will return to the weak high state. While /RST is asserted, serial bus activity is locked out even if a transaction occurred as V_{DD} dropped below V_{TP} . A memory operation started while V_{DD} is above V_{TP} will be completed internally.

Figure 2 below illustrates the reset operation in response to the V_{DD} voltage.




Figure 2. Low Voltage Reset

Rev. 1.1 Apr. 2011

Downloaded from Arrow.com.

Page 4 of 25

The bits VTP1 and VTP0 control the trip point of the low voltage detect circuit. They are located in register 0Bh, bits 1 and 0.

$\underline{\mathrm{V}}_{\mathrm{TP}}$	VTP1	VTP0
$2.\overline{6}V$	0 0	
2.9V	0 1	
3.9V	1 0	
4.4V	1 1	

The watchdog timer can also be used to assert the reset signal (/RST). The watchdog is a free running programmable timer. The period can be software programmed from 100 ms to 3 seconds in 100 ms increments via a 5-bit nonvolatile register. All programmed settings are minimum values and vary with temperature according to the operating specifications. The watchdog has two additional controls associated with its operation, a watchdog enable bit (WDE) and timer restart bits (WR). Both the enable bit must be set and the watchdog must timeout in order to drive /RST active. If a reset event occurs, the timer will automatically restart on the rising edge of the reset pulse. If WDE=0, the watchdog timer runs but a watchdog fault will not cause /RST to be asserted low. The WTR flag will be set, indicating a watchdog fault. This setting is useful during software development and the developer does not want /RST to drive. Note that setting the maximum timeout setting (11111b) disables the counter to save power. The second control is a nibble that restarts the timer preventing a reset. The timer should be restarted after changing the timeout value.

The watchdog timeout value is located in register 0Ah, bits 4-0, and the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 09h. Writing this pattern will also cause the timer to load new timeout values. Writing other patterns to this address will not affect its operation. Note the watchdog timer is free-running. Prior to enabling it, users should restart the timer as described above. This assures that the full timeout period will be set immediately after enabling. The watchdog is disabled when $V_{\rm DD}$ is below $V_{\rm TP}$. The following table summarizes the watchdog bits. A block diagram follows.

Watchdog timeout WDT4-0 0Ah, bits 4-0 Watchdog enable WDE 0Ah, bit 7 WR3-0 09h, bits 3-0




Figure 3. Watchdog Timer

Manual Reset

The /RST pin is bi-directional and allows the FM31T37x to filter and de-bounce a manual reset switch. The /RST input detects an external low condition and responds by driving the /RST signal low for 100 ms. A manual reset does not set any flags.




Figure 4. Manual Reset

Note that an internal weak pull-up on /RST eliminates the need for additional external components.

Reset Flags

In case of a reset condition, a flag will be set to indicate the source of the reset. A low V_{DD} reset is indicated by the POR flag, register 09h bit 6. A watchdog reset is indicated by the WTR flag, register 09h bit 7. Note that the flags are internally set in response to reset sources, but they must be cleared by the user. When the register is read, it is possible that both flags are set if both have occurred since the user last cleared them.

Early Power Fail Comparator

An early power fail warning can be provided to the processor well before V_{DD} drops out of spec. The comparator is used to create a power fail interrupt (NMI). This can be accomplished by connecting the PFI pin to the unregulated power supply via a resistor divider. An application circuit is shown below.




Figure 5. Comparator as Early Power-Fail Warning

The voltage on the PFI input pin is compared to an onboard 1.2V reference. When the PFI input voltage drops below this threshold, the comparator will drive the CAL/PFO pin to a low state. The comparator has 100 mV (max) of hysteresis to reduce noise sensitivity, only for a rising PFI signal. For a falling PFI edge, there is no hysteresis.

The comparator is a general purpose device and its application is not limited to the NMI function.

The comparator is not integrated into the special function registers except as it shares its output pin with the CAL output. When the CAL mode is invoked by setting the CAL bit (register 00h, bit 2), the CAL/PFO output pin is driven with a 512 Hz square wave and the comparator will be ignored. Since most users only invoke the CAL mode during production, this should have no impact on system operations using the comparator.

Event Counter

The FM31T37x offers the user two battery-backed event counters. Input pins CNT1 and CNT2 are programmable edge detectors. Each clocks a 16-bit counter. When an edge occurs, the counters will increment their respective registers. Counter 1 is located in registers 0Dh and 0Eh, Counter 2 is located in registers 0Fh and 10h. These register values can be read anytime VDD is above VTP, and they will be incremented as long as a valid VBAK power source is provided. To read, set the RC bit register 0Ch bit 3 to 1. This takes a snapshot of all four counter bytes allowing a stable value even if a count occurs during the read. The registers can be written by software allowing the counters to be cleared or initialized by the system. Counts are blocked during a write operation. The two counters can be cascaded to create a single 32-bit counter by setting the CC control bit (register 0Ch). When cascaded, the CNT1 input will cause the counter to increment. CNT2 is not used in this mode.




Figure 6. Event Counter

The control bits for event counting are located in register 0Ch. Counter 1 Polarity is bit C1P, bit 0; Counter 2 Polarity is C2P, bit 1; the Cascade Control is CC, bit 2; and the Read Counter bit is RC bit 3.

The polarity bits must be set prior to setting the counter value(s). If a polarity bit is changed, the counter may inadvertently increment. If the counter pins are not being used, tie them to ground.

Event Counter Driven Interrupt Output

The event counter driven interrupt is a battery backed open-drain output (/INT). A 100ms active low pulse generated for the host microcontroller upon changes on either CNT1 or CNT2 pins. The CNT2 pin will not generate an interrupt if the CC bit is set to '1' (counter set to cascaded 32-bit mode).




Figure 7. Event Counter Driven Interrupt Output

Serial Number

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via the device ID for the processor companion. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. However once the lock bit is set the values cannot be altered and the lock cannot be removed. Once locked the serial number registers can still be read by the system.

Rev. 1.1

Apr. 2011 Page 6 of 26

The serial number is located in registers 11h to 18h. The lock bit is SNL, register 0Bh bit 7. Setting the SNL bit to '1' disables writes to the serial number registers, and *the SNL bit cannot be cleared*.

Real-Time Clock (TCXO) Operation

The real-time clock is a timekeeping function that can be battery or capacitor backed for continuous operation. The RTC is operated by a temperature compensated crystal oscillator (TCXO) based on an embedded 32.768 kHz crystal.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1Hz). Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, day-of-the-week, date, months, and years. A block diagram (Figure 8) illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h described below. Changing the R bit from '0' to '1' transfers timekeeping information from the core into holding registers that can be read by the user. If a timekeeper update is pending when R is set, then the core will be updated prior to loading the user registers. The registers are frozen and will not be updated again until the R bit is cleared to '0'. R is used for reading the time.

Setting the W bit to '1' locks the user registers. Clearing it to '0' causes the values in the user registers to be loaded into the timekeeper core. W is used for writing new time values. Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.

Backup Power

The real-time clock/calendar is intended to be permanently powered. When the primary system power fails, the voltage on the V_{DD} pin will drop. When V_{DD} is less 2.4V the RTC (and event counters) will switch to the backup power supply on V_{BAK} . The clock operates at extremely low current in order to maximize battery or capacitor life. However, an advantage of combining a clock function with F-RAM memory is that data is not lost regardless of the backup power source.

The I_{BAK} current varies with temperature and voltage (see DC parametric table). The following graph shows I_{BAK} as a function of V_{BAK} . These curves are useful for calculating backup time when a capacitor is used as the V_{BAK} source.




Figure 8. I_{BAK} vs. V_{BAK} Voltage

The minimum V_{BAK} voltage varies linearly with temperature. The user can expect the minimum V_{BAK} voltage to be 1.23V at +85°C and 1.90V at -40°C. The tested limit is 1.55V at +25°C. The minimum V_{BAK} voltage has been characterized at -40°C and +85°C but is not 100% tested.




Figure 9. V_{BAK} (min.) vs. Temperature

Trickle Charger

To facilitate capacitor backup, the V_{BAK} pin can optionally provide a trickle charge current. When the VBC bit, register 0Bh bit 2, is set to '1' the V_{BAK} pin will source approximately $80\mu A$ until V_{BAK} reaches V_{DD} or 3.75V whichever is less. In 3V systems, this charges the capacitor to V_{DD} without an external diode and resistor charger. There is a Fast Charge mode which is enabled by the FC bit (register 0Bh, bit 5). In this mode the trickle charger current is set to approximately 1 mA, allowing a large backup capacitor to charge more quickly.

In the case where no battery is used, the V_{BAK} pin should be tied to V_{DD} .

Although V_{BAK} may be connected to V_{SS} , this is not recommended if the companion is used. None of the companion functions will operate below approximately 2.4V.

Rev. 1.1

Apr. 2011 Page 7 of 26

Note: Systems using lithium batteries should clear the VBC bit to '0' to prevent battery charging. The V_{BAK} circuitry includes an internal 1 $K\Omega$ series resistor as a safety element.

32.768 kHz Clock Output

The 32.768 kHz clock (with precision equal to that of the built-in crystal oscillator) can be output via the FOUT pin. This output is <u>not</u> temperature compensated. This clock can be disabled by clearing the FOEN bit to '0'.




Figure 8. Real-Time Clock Core Block Diagram

Offset/Aging Compensation

The user can expect the RTC to be accurate from the factory. The RTC is calibrated at the factory at room temperature. The CAL bits setting in Register 01h will likely be a non-zero value. This is the initial calibration value assigned at the factory prior to shipment. The device may need re-calibrating after solder reflow or after some period of time due to crystal aging.

If the user needs to re-calibrate the RTC, the following describes the steps to change the calibration setting. Before making changes to the CAL bits, the user can read these bits to verify the current setting is an expected value. To enter calibration mode, the CAL bit in a register 00h must be set to '1'. When the RTC is in calibration mode, the CAL/PFO output pin is dedicated to the calibration function and the power fail output is temporarily unavailable. Calibration operates by applying a digital correction to the counter based on the frequency error. In this mode, the CAL/PFO pin is driven with a 512 Hz (nominal) square wave. Any measured deviation from 512 Hz translates into a

timekeeping error. The 512Hz calibration output must be measured at $+25\,^{\circ}\text{C}$. This output is <u>not</u> temperature compensated. The user converts the measured error in ppm and writes the appropriate correction value to the calibration register. The correction factors are listed in the following tables. Positive ppm errors require a negative adjustment that removes pulses. Negative ppm errors require a positive correction that adds pulses. Positive ppm adjustments have the CALS (sign) bit set to '1', whereas negative ppm adjustments have CALS = 0.

The calibration setting is stored in F-RAM so is not lost should the backup source fail. It is accessed with bits CAL.5-0 in register 01h. This value only can be written when the CAL bit is set to '1'. To exit the calibration mode, the user must clear the CAL bit to a 0. When the CAL bit is 0, the CAL/PFO pin will revert to the power fail output function.

Note: Temperature compensation is disabled when the CAL bit is set to '1'. The user should clear this bit to allow temperature compensation to activate.

Calibration Adjustments for Offset/Aging

Cano	Calibration Adjustments for Offset/Aging Positive Calibration for Slow Measured Clocks										
	Measured Frequency Range at +25°C Error Range (PPM)										
	Min	Max	Min	Max	Program Calibration Register to:						
0	512.0000	511.9995	0.00	-1.02	1000000						
1	511.9995	511.9984	-1.02	-3.05	1000001						
2	511.9984	511.9974	-3.05	-5.09	1000010						
3	511.9974	511.9964	-5.09	-7.12	1000011						
4	511.9964	511.9953	-7.12	-9.16	1000100						
5	511.9953	511.9943	-9.16	-11.19	1000101						
6	511.9943	511.9932	-11.19	-13.22	1000110						
7	511.9932	511.9922	-13.22	-15.26	1000111						
8	511.9922	511.9911	-15.26	-17.29	1001000						
9 10	511.9911	511.9901	-17.29	-19.33	1001001						
11	511.9901 511.9891	511.9891 511.9880	-19.33 -21.36	-21.36 -23.40	1001010 1001011						
12	511.9880	511.9870	-21.30	-25.43	1001011						
13	511.9870	511.9859	-25.43	-25.45	1001101						
14	511.9859	511.9849	-27.47	-29.50	1001110						
15	511.9849	511.9839	-29.50	-31.53	1001111						
16	511.9839	511.9828	-31.53	-33.57	1010000						
17	511.9828	511.9818	-33.57	-35.60	1010001						
18	511.9818	511.9807	-35.60	-37.64	1010010						
19	511.9807	511.9797	-37.64	-39.67	1010011						
20	511.9797	511.9786	-39.67	-41.71	1010100						
21	511.9786	511.9776	-41.71	-43.74	1010101						
22	511.9776	511.9766	-43.74	-45.78	1010110						
23	511.9766	511.9755	-45.78	-47.81	1010111						
24	511.9755	511.9745	-47.81	-49.85	1011000						
25	511.9745	511.9734	-49.85	-51.88	1011001						
26	511.9734	511.9724	-51.88	-53.91	1011010						
27	511.9724	511.9714	-53.91	-55.95	1011011						
28	511.9714	511.9703	-55.95	-57.98	1011100						
29 30	511.9703 511.9693	511.9693 511.9682	-57.98 -60.02	-60.02 -62.05	1011101 1011110						
31	511.9682	511.9672	-62.05	-62.05	1011111						
32	511.9672	511.9661	-64.09	-66.12	1100000						
33	511.9661	511.9651	-66.12	-68.16	1100001						
34	511.9651	511.9641	-68.16	-70.19	1100010						
35	511.9641	511.9630	-70.19	-72.22	1100011						
36	511.9630	511.9620	-72.22	-74.26	1100100						
37	511.9620	511.9609	-74.26	-76.29	1100101						
38	511.9609	511.9599	-76.29	-78.33	1100110						
39	511.9599	511.9589	-78.33	-80.36	1100111						
40	511.9589	511.9578	-80.36	-82.40	1101000						
41	511.9578	511.9568	-82.40	-84.43	1101001						
42	511.9568	511.9557	-84.43	-86.47	1101010						
43 44	511.9557	511.9547	-86.47	-88.50	1101011						
44	511.9547	511.9536 511.0536	-88.50 -90.54	-90.54 -92.57	1101100 1101101						
45	511.9536 511.9526	511.9526 511.9516	-90.54 -92.57	-92.57 -94.60	1101101						
47	511.9516	511.9505	-92.57 -94.60	-94.60 -96.64	1101111						
48	511.9505	511.9495	-96.64	-98.67	1110000						
49	511.9495	511.9484	-98.67	-100.71	1110001						
50	511.9484	511.9474	-100.71	-102.74	1110010						
51	511.9474	511.9464	-102.74	-104.78	1110011						
52	511.9464	511.9453	-104.78	-106.81	1110100						
53	511.9453	511.9443	-106.81	-108.85	1110101						
54	511.9443	511.9432	-108.85	-110.88	1110110						
55	511.9432	511.9422	-110.88	-112.92	1110111						
56	511.9422	511.9411	-112.92	-114.95	1111000						
57	511.9411	511.9401	-114.95	-116.98	1111001						
58	511.9401	511.9391	-116.98	-119.02	1111010						
59	511.9391	511.9380	-119.02	-121.05	1111011						
60	511.9380	511.9370	-121.05	-123.09	1111100						
61	511.9370	511.9359	-123.09	-125.12	1111101						
62	511.9359	511.9349	-125.12	-127.16	1111110						
63	511.9349	511.9339	-127.16	-129.19	1111111						

Rev. 1.1 Apr. 2011 Page 9 of 26

			e Calibration for		Clocks
		ncy Range at +25°C		nge (PPM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	512.0005	0.00	1.02	000000
1	512.0005	512.0016	1.02	3.05	000001
2	512.0016	512.0026	3.05	5.09	0000010
3	512.0026	512.0036	5.09	7.12	0000011
4	512.0036	512.0047	7.12	9.16	0000100
5	512.0047	512.0057	9.16	11.19	0000101
6	512.0057	512.0068	11.19	13.22	0000110
7	512.0068	512.0078	13.22	15.26	0000111
8	512.0078	512.0089	15.26	17.29	0001000
9	512.0089	512.0099	17.29	19.33	0001001
10	512.0099	512.0109	19.33	21.36	0001010
11	512.0109	512.0120	21.36	23.40	0001011
12	512.0120	512.0130	23.40	25.43	0001100
13	512.0130	512.0141	25.43	27.47	0001101
14	512.0141	512.0151	27.47	29.50	0001110
15	512.0151	512.0161	29.50	31.53	0001111
16	512.0161	512.0172	31.53	33.57	0010000
17	512.0172	512.0182	33.57	35.60	0010001
18	512.0182	512.0193	35.60	37.64	0010010
19	512.0193	512.0203	37.64	39.67	0010011
20	512.0203	512.0214	39.67 41.71	41.71 43.74	0010100 0010101
21	512.0214	512.0224		43.74 45.78	
	512.0224	512.0234	43.74		0010110
23	512.0234	512.0245	45.78 47.81	47.81	0010111
24 25	512.0245 512.0255	512.0255 512.0266	49.85	49.85 51.88	0011000 0011001
26	512.0266	512.0266	51.88	53.91	0011001
27	512.0266	512.0276	53.91	55.95	0011010
28	512.0286	512.0200	55.95	57.98	0011011
29	512.0297	512.0307	57.98	60.02	0011101
30	512.0307	512.0307	60.02	62.05	0011101
31	512.0307	512.0318	62.05	64.09	0011110
32	512.0328	512.0328	64.09	66.12	0100000
33	512.0339	512.0339	66.12	68.16	0100000
34	512.0339	512.0359	68.16	70.19	0100001
35	512.0359	512.0370	70.19	72.22	0100010
36	512.0370	512.0380	72.22	74.26	0100100
37	512.0380	512.0391	74.26	76.29	0100101
38	512.0391	512.0401	76.29	78.33	0100101
39	512.0401	512.0411	78.33	80.36	0100111
40	512.0411	512.0422	80.36	82.40	0101000
41	512.0422	512.0432	82.40	84.43	0101001
42	512.0432	512.0443	84.43	86.47	010101
43	512.0443	512.0453	86.47	88.50	0101011
44	512.0453	512.0464	88.50	90.54	0101100
45	512.0464	512.0474	90.54	92.57	0101101
46	512.0474	512.0484	92.57	94.60	0101110
47	512.0484	512.0495	94.60	96.64	0101111
48	512.0495	512.0505	96.64	98.67	0110000
49	512.0505	512.0516	98.67	100.71	0110001
50	512.0516	512.0526	100.71	102.74	0110010
51	512.0526	512.0536	102.74	104.78	0110011
52	512.0536	512.0547	104.78	106.81	0110100
53	512.0547	512.0557	106.81	108.85	0110101
54	512.0557	512.0568	108.85	110.88	0110110
55	512.0568	512.0578	110.88	112.92	0110111
56	512.0578	512.0589	112.92	114.95	0111000
57	512.0589	512.0599	114.95	116.98	0111001
58	512.0599	512.0609	116.98	119.02	0111010
59	512.0609	512.0620	119.02	121.05	0111011
60	512.0620	512.0630	121.05	123.09	0111100
61	512.0630	512.0641	123.09	125.12	0111101
62	512.0641	512.0651	125.12	127.16	0111110
63	512.0651	512.0661	127.16	129.19	0111111

Rev. 1.1 Apr. 2011

2011 Page 10 of 26

Register Map

The TCXO and processor companion functions are accessed via 25 special function registers mapped to a separate 2-wire device ID. The interface protocol is described below. The registers contain timekeeping data, control bits, or information flags. A description of each register follows the summary table below.

Register Map Summary Table

Nonvolatile = Battery-backed =

				1						
Address	D7	D6	D5	D4	D3	D2	D1	D0	Function	Range
18h	Serial Number Byte 7								Serial Number 7	FFh
17h			Seria	al Number E	Byte 6				Serial Number 6	FFh
16h			Seria	al Number E	Byte 5				Serial Number 5	FFh
15h			Seria	al Number E	Byte 4				Serial Number 4	FFh
14h				al Number E					Serial Number 3	FFh
13h			Seria	al Number E	Byte 2				Serial Number 2	FFh
12h			Seria	al Number E	Byte 1				Serial Number 1	FFh
11h				al Number E	,				Serial Number 0	FFh
10h			С	ounter 2 MS	SB				Event Counter 2 MSB	FFh
0Fh				Counter 2 LS					Event Counter 2 LSB	FFh
0Eh			С	ounter 1 MS	SB				Event Counter 1 MSB	FFh
0Dh			C	ounter 1 LS					Event Counter 1 LSB	FFh
0Ch					RC	CC	C2P	C1P	Event Count Control	
0Bh	SNL	FOEN	FC	WP1	WP0	VBC	VTP1	VTP0	Companion Control	
0Ah	WDE	-	-	WDT4	WDT3	WDT2	WDT1	WDT0	Watchdog Control	
09h	WTR	POR	LB	-	WR3	WR2	WR1	WR0	Watchdog Restart/Flag	S
08h		10 y	/ears			ye	ars		Years	00-99
07h	0	0	0	10 mo		mo	nths		Month	1-12
06h	0	0	10	date		da	ate		Date	1-31
05h	0	0	0	0	0		day		Day	1-7
04h	0	0	10 h	iours		ho	urs		Hours	0-23
03h	0		10 minutes			min	utes		Minutes	0-59
02h	0		10 seconds			seco	onds		Seconds	0-59
01h	/OSCEN	CALS	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	OSC/CAL Control	
00h	reserved	CF	reserved	reserved	reserved	CAL	W	R	RTC Control	

Note: When the device is first powered up and programmed, all registers must be written because the battery-backed register values cannot be guaranteed. The table below shows the default values of the non-volatile registers. All other register values should be treated as unknown.

Default Register Values

Address	Hex Value
18h	0x00
17h	0x00
16h	0x00
15h	0x00
14h	0x00
13h	0x00
12h	0x00
11h	0x00
0Bh	0x40
0Ah	0x1F
01h	Factory
	programmed

Rev. 1.1 Apr. 2011

Page 11 of 26

Register Description

Address Description

18h	Serial Nun	nber Byte 7										
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN.63	SN.62	SN.61	SN.60	SN.59	SN.58	SN.57	SN.56				
	Upper byte of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile.											
17h		nber Byte 6										
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN.55	SN.54	SN.53	SN.52	SN.51	SN.50	SN.49	SN.48				
		e serial number.	Read/write wh	nen SNL=0, rea	ad-only when S	SNL=1. Nonvo	latile.					
16h		nber Byte 5		· · · · · · · · · · · · · · · · · · ·			1					
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN.47	SN.46	SN.45	SN.44	SN.43	SN.42	SN.41	SN.40				
		e serial number.	Read/write wh	nen SNL=0, rea	ad-only when S	SNL=1. Nonvo	latile.					
15h		nber Byte 4										
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN.39	SN.38	SN.37	SN.36	SN.35	SN.34	SN.33	SN.32				
		e serial number.	Read/write wh	nen SNL=0, rea	ad-only when S	NL=1. Nonvo	latile.					
14h		nber Byte 3										
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN.31	SN.30	SN.29	SN.28	SN.27	SN.26	SN.25	SN.24				
	Byte 3 of the	e serial number.	Read/write wh	nen SNL=0, rea	ad-only when S	NL=1. Nonvo	latile.					
13h	Serial Nun	nber Byte 2										
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN.23	SN.22	SN.21	SN.20	SN.19	SN.18	SN.17	SN.16				
		e serial number.										
12h		nber Byte 1		· ·	<u> </u>							
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN.15	SN.14	SN.13	SN.12	SN.11	SN.10	SN.9	SN.8				
	Byte 1 of the	e serial number.	Read/write wh	nen SNL=0, rea	ad-only when S	NL=1. Nonvo						
11h	Serial Nun	nber Byte 0			•							
	D7	D6	D5	D4	D3	D2	D1	D0				
	SN 7	CNIC	GNI 5	CNI 4	CNI 2	SN 2	CNI 1					
	SN.7 SN.6 SN.5 SN.4 SN.3 SN.2 SN.1 SN.0 LSB of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile.											
								SN.0				
10h	LSB of the s	erial number. R						SN.0				
10h		erial number. R					tile.	SN.0				
10h	LSB of the s Counter 2 D7	erial number. R MSB D6	ead/write when	n SNL=0, read	only when SN	L=1. Nonvola D2	D1	D0				
10h	LSB of the s Counter 2 D7 C2.15	MSB D6 C2.14	D5 C2.13	D4 C2.12	-only when SN D3 C2.11	L=1. Nonvola D2 C2.10	D1 C2.9					
	LSB of the s Counter 2 D7 C2.15 Event Count	MSB D6 C2.14 er 2 MSB. Incre	D5 C2.13	D4 C2.12	-only when SN D3 C2.11	L=1. Nonvola D2 C2.10	D1 C2.9	D0				
10h 0Fh	LSB of the s Counter 2 D7 C2.15 Event Counter 2	MSB D6 C2.14 er 2 MSB. Incre LSB	D5 C2.13 ements on over	D4 C2.12 flows from Co	D3 C2.11 unter 2 LSB. B	L=1. Nonvola D2 C2.10 cattery-backed	D1 C2.9 read/write.	D0 C2.8				
	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7	MSB D6 C2.14 er 2 MSB. Incre LSB D6	D5 C2.13 ements on over	D4 C2.12 flows from Co	D3 C2.11 unter 2 LSB. B	D2 C2.10 eattery-backed.	D1 C2.9 read/write. D1	D0 C2.8				
	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7	D6 C2.14 LSB D6 C2.6	D5 C2.13 ements on over D5 C2.5	D4 C2.12 flows from Co D4 C2.4	D3 C2.11 unter 2 LSB. B D3 C2.3	D2 C2.10 sattery-backed, D2 C2.2	D1 C2.9 read/write. D1 C2.1	D0 C2.8 D0 C2.0				
	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Counter 2	MSB D6 C2.14 er 2 MSB. Incre LSB C2.6 er 2 LSB. Incre	D5 C2.13 ements on over D5 C2.5 ements on programments on pro	D4 C2.12 flows from Co D4 C2.4	D3 C2.11 unter 2 LSB. B D3 C2.3	D2 C2.10 sattery-backed, D2 C2.2	D1 C2.9 read/write. D1 C2.1	D0 C2.8 D0 C2.0				
0Fh	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Counter 2 vhen CC=1.	MSB D6 C2.14 er 2 MSB. Incre LSB D6 C2.6 er 2 LSB. Incre Battery-backet	D5 C2.13 ements on over D5 C2.5 ements on programments on pro	D4 C2.12 flows from Co D4 C2.4	D3 C2.11 unter 2 LSB. B D3 C2.3	D2 C2.10 sattery-backed, D2 C2.2	D1 C2.9 read/write. D1 C2.1	D0 C2.8 D0 C2.0				
	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Counter 2	MSB D6 C2.14 er 2 MSB. Incre LSB D6 C2.6 er 2 LSB. Incre Battery-backed MSB	D5 C2.13 ements on over D5 C2.5 ements on programments on prog	D4 C2.12 flows from Co D4 C2.4 rammed edge e	D3 C2.11 unter 2 LSB. B D3 C2.3 event on CNT2	D2 C2.10 cattery-backed D2 C2.2 input or overf	D1 C2.9 read/write. D1 C2.1 ows from Cou	D0 C2.8 D0 C2.0 nter 1 MSB				
0Fh	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Counter when CC=1. Counter 1 D7	D6 C2.14 LSB D6 C2.6 C2.6 LSB. Incre Battery-backer MSB D6 D6 D6	D5 C2.13 ements on over D5 C2.5 ements on programments on prog	D4 C2.12 flows from Co D4 C2.4 rammed edge e	D3 C2.11 unter 2 LSB. B D3 C2.3 event on CNT2	D2 C2.10 Gattery-backed D2 C2.2 input or overf	D1 C2.9 read/write. D1 C2.1 lows from Cou	D0 C2.8 D0 C2.0 nter 1 MSB				
0Fh	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Count when CC=1. Counter 1 D7 C1.15	MSB D6 C2.14 er 2 MSB. Incre LSB D6 C2.6 er 2 LSB. Incre Battery-backer MSB D6 C1.14	D5 C2.13 ements on over D5 C2.5 ements on programments on prog	D4 C2.12 flows from Co D4 C2.4 rammed edge e	D3 C2.11 unter 2 LSB. B D3 C2.3 event on CNT2 D3 C1.11	D2 C2.10 Gattery-backed D2 C2.2 input or overfile D2 C1.10	D1 C2.9 read/write. D1 C2.1 lows from Cou D1 C1.9	D0 C2.8 D0 C2.0 nter 1 MSB				
0Fh 0Eh	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Count when CC=1. Counter 1 D7 C1.15 Event Count	MSB D6 C2.14 er 2 MSB. Incre LSB D6 C2.6 er 2 LSB. Incre Battery-backed MSB D6 C1.14 er 1 MSB. Incre	D5 C2.13 ements on over D5 C2.5 ements on programments on prog	D4 C2.12 flows from Co D4 C2.4 rammed edge e	D3 C2.11 unter 2 LSB. B D3 C2.3 event on CNT2 D3 C1.11	D2 C2.10 Gattery-backed D2 C2.2 input or overfile D2 C1.10	D1 C2.9 read/write. D1 C2.1 lows from Cou D1 C1.9	D0 C2.8 D0 C2.0 nter 1 MSB				
0Fh	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Count when CC=1. Counter 1 D7 C1.15 Event Counter 1 Counter 1	MSB D6 C2.14 er 2 MSB. Incre LSB D6 C2.6 er 2 LSB. Incre Battery-backed MSB D6 C1.14 er 1 MSB. Incre LSB	D5 C2.13 ements on over D5 C2.5 ements on programments on programments on programments on programments on over	D4 C2.12 flows from Co D4 C2.4 rammed edge e D4 C1.12 flows from Co	D3 C2.11 unter 2 LSB. B D3 C2.3 event on CNT2 D3 C1.11 unter 1 LSB. B	D2 C2.10 C2.10 C2.2 C2.2 input or overf. D2 C1.10 Cattery-backed.	D1 C2.9 read/write. D1 C2.1 ows from Cou D1 C1.9 read/write.	D0 C2.8 D0 C2.0 nter 1 MSB D0 C1.8				
0Fh 0Eh	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Counter when CC=1. Counter 1 D7 C1.15 Event Counter 1 D7 C1.15 Event Counter 1 D7	MSB D6 C2.14 er 2 MSB. Incre LSB D6 c2.6 er 2 LSB. Incre Battery-backer MSB D6 C1.14 er 1 MSB. Incre LSB	D5 C2.13 ements on over D5 C2.5 ements on programments on programments on programments on programments on over D5 C1.13 ements on over	D4 C2.12 flows from Co D4 C2.4 rammed edge e D4 C1.12 flows from Co	D3 C2.11 unter 2 LSB. B D3 C2.3 event on CNT2 D3 C1.11 unter 1 LSB. B	D2 C2.10 Gattery-backed D2 C2.2 input or overfile D2 C1.10 Gattery-backed C3.2 C1.10 Gattery-backed	D1 C2.9 read/write. D1 C2.1 lows from Cou D1 C1.9 read/write. D1	D0 C2.8 D0 C2.0 nter 1 MSB D0 C1.8				
0Fh 0Eh	LSB of the s Counter 2 D7 C2.15 Event Counter 2 D7 C2.7 Event Count when CC=1. Counter 1 D7 C1.15 Event Count Counter 1 D7 C1.15 Counter 1 D7 C1.7	MSB D6 C2.14 er 2 MSB. Incre LSB D6 C2.6 er 2 LSB. Incre Battery-backed MSB D6 C1.14 er 1 MSB. Incre LSB	D5 C2.13 ements on over D5 C2.5 ements on prograt, read/write . D5 C1.13 ements on over	D4 C2.12 flows from Co D4 C2.4 rammed edge e D4 C1.12 flows from Co D4 C1.12 flows from Co	D3 C2.11 unter 2 LSB. B D3 C2.3 event on CNT2 D3 C1.11 unter 1 LSB. B C1.3	D2 C2.10 Eattery-backed, D2 C2.2 input or overfile D2 C1.10 Eattery-backed, D2 C1.10 Eattery-backed, D2 C1.2	D1 C2.9 read/write. D1 C2.1 lows from Cou D1 C1.9 read/write. D1 C1.1	D0 C2.8 D0 C2.0 nter 1 MSB D0 C1.8				

Rev. 1.1 Apr. 2011

Page 12 of 26

FM31T372/374/376/378-G RAMTRON

0Ch	Event Counter Control											
ocn	D7	D6	D5	D4	D3	D2	D1	D0				
	_	-	_	_	RC	CC	C2P	C1P				
RC	Read Coun	ter. Setting th	is bit to 1 takes	a snapshot of tl	ne four counters							
	values without missing count events. The RC bit will be automatically cleared.											
CC	Counter Cascade. When CC=0, the event counters operate independently according to the edge programmed by C1P and C2P respectively. When CC=1, the counters are cascaded to create one 32-bit counter. The registers of Counter 2 represent the most significant 16-bits of the counter and CNT1 is the controlling input. Bit C2P is											
		Counter 2 represent the most significant 16-bits of the counter and CNT1 is the controlling input. Bit C2P is "don't care" when CC=1. Battery-backed, read/write.										
C2P	CNT2 detects falling edges when C2P = 0, rising edges when C2P = 1. C2P is "don't care" when CC=1. The value											
	of Event Counter 2 may inadvertently increment if C2P is changed. Battery-backed, read/write.											
C1P		CNT1 detects falling edges when C1P = 0, rising edges when C1P = 1. The value of Event Counter 1 may inadvertently increment if C1P is changed. Battery-backed, read/write.										
0Bh		on Control	I CIP is change	ed. Battery-baci	ked, read/write.							
UDII	D7	D6	D5	D4	D3	D2	D1	D0				
SNL	SNL Serial Num	FOEN wher Lock Set	FC	WP1	to 18h and SNI	VBC nermanently t	vTP1	VTP0 IL cannot be				
SILL	cleared one	e set to 1. N	Ionvolatile, read	d/write.								
FOEN	32.768kHz	Frequency O	utput Enable. D	efault is 1 = "C	n". Output FO	JT turned off w	hen FOEN = 0).				
FG	Temperatu	re compensati	on is <u>not</u> applie	d to the 32.768	kHz frequency	on the FOUT pi	in.					
FC					~1 mA trickle		o be supplied o	on V _{BAK} .				
WP1-0					the memory ar		e. read/write					
,,,,,,,	***************************************	200 211000 0100	Control are wil	o protection of	the memory was	ing i i voii voinii.	, 1044 111101					
	<u>7</u>	Vrite protect	addresses	WP1 WP0								
		None		0 0								
		Bottom 1/4		0 1								
		Bottom ½		1 0								
VBC		Full array	Setting VBC to	1 1	IA (EC=0) trial	da charga curra	nt to be supplie	1 1/0 1/				
VBC	VBAK Charger Control. Setting VBC to 1 causes ~80 µA (FC=0) trickle charge current to be supplied on VBAK.											
i	Clearing VBC to 0 disables the charge current. Nonvolatile, read/write. VTP select. These bits control the reset trip point for the low VDD reset function. Nonvolatile, read/write.											
VTP1-0		BC to 0 disab	les the charge c	urrent. Nonvola	tile, read/write.							
VTP1-0	VTP select	BC to 0 disab. These bits co	les the charge control the reset	urrent. Nonvolatrip point for the	tile, read/write.							
VTP1-0	VTP select	BC to 0 disab. These bits co TP	les the charge control the reset to VTP1 VT	urrent. Nonvola	tile, read/write.							
VTP1-0	VTP select	BC to 0 disable. These bits control of the control	les the charge control the reset of the VTP1 VT 0 0	urrent. Nonvolatrip point for the	tile, read/write.							
VTP1-0	VTP select	BC to 0 disab. These bits co TTP 6.6V 9V	les the charge control the reset of the vision visi	urrent. Nonvolatrip point for the	tile, read/write.							
VTP1-0	VTP select	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V	vrp1 vr 0 0 0 0 0 1 1 0	urrent. Nonvolatrip point for the	tile, read/write.							
	VTP select 2 2 3 4	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V	vrp1 vr 0 0 0 1 1 0	urrent. Nonvolatrip point for the	tile, read/write.							
VTP1-0 OAh	VTP select 2 2 3 4	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V	vrp1 vr 0 0 0 0 0 1 1 0	urrent. Nonvolatrip point for the	tile, read/write.							
	VTP select VTP select VTP select VTP select	BC to 0 disab. These bits co /TP6V9V9V4V g Control	les the charge control the reset to the charge control the charge control to the charge control the charge control the reset to the charge control the charg	urrent. Nonvole trip point for the FPO D4	atile, read/write. e low VDD rese	et function. Nor	nvolatile, read/v	write.				
	VTP select VTP select VTP select VTP select VTP select	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V g Control D6	Les the charge control the reset to VTP1	Urrent. Nonvolutrip point for the FPO D4 WDT4	atile, read/write.	et function. Nor	volatile, read/v	D0 WDT0				
0Ah	VTP select VTP select VTP select VTP select VTP select	BC to 0 disab. These bits co TTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no	vrp1 vr 0 0 0 1 1 0 1 1 D5 WDE=1, a war	TPO D4 WDT4 tchdog timer fat, however the V	D3 WDT3 wlt will cause the VTR flag will be	D2 WDT2 e /RST signal te set when a fau	D1 WDT1 o go active. Wlalt occurs. Note	D0 WDT0 hen WDE = 0 e as the timer				
0Ah	VTP select 2 2 3 4 Watchdo D7 WDE Watchdog the timer rule is free-runn	BC to 0 disab. These bits co TTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no ning, users show	vrp1 vr 0 0 0 1 1 0 1 1 D5 WDE=1, a war effect on /RST ould restart the to	D4 WDT4 tchdog timer fat, however the Vimer using WR	D3 WDT3 wllt will cause th	D2 WDT2 e /RST signal te set when a fau	D1 WDT1 o go active. Wlalt occurs. Note	D0 WDT0 hen WDE = 0 e as the timer				
0Ah WDE	VTP select 2 2 3 4 Watchdo D7 WDE Watchdog the timer rule is free-runt timeout int	BC to 0 disab. These bits co TTP 2.6V 2.9V 3.9V 3.4V g Control D6 Enable. When ans but has no ning, users shoerval occurs. Never the second occurs.	vrp1 vr 0 0 0 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1	D4 WDT4 tchdog timer far, however the Vimer using WRd/write.	D3 WDT3 wlt will cause the VTR flag will b 3-0 prior to sett	D2 WDT2 e /RST signal te set when a fauing WDE=1. To	D1 WDT1 o go active. Wlult occurs. Note his assures a fu	D0 WDT0 hen WDE = 0 as the timer ll watchdog				
0Ah	VTP select 2 2 3 4 Watchdo D7 WDE Watchdog the timer reis free-runtimeout int Watchdog	BC to 0 disab. These bits co TP 2.6V 2.9V 3.9V 3.4V g Control D6 Enable. When ans but has no ning, users shoerval occurs. In Timeout. Indicates the control occurs. In Timeout. Indicates the control occurs. In Timeout. Indicates the control occurs. In the control occurs of the control occurs of the control occurs of the control occurs. In the control occurs of the control occurs of the control occurs of the control occurs. In the control occurs of the control occurs occurs of the control occurs occurs occur	vrp1 vr 0 0 0 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	D4 WDT4 tchdog timer fat, however the Vimer using WRd/write.	D3 WDT3 wlt will cause the VTR flag will b 3-0 prior to settimeout interval	D2 WDT2 e /RST signal te set when a fating WDE=1. To with 100 ms re	D1 WDT1 o go active. Wlult occurs. Note his assures a fu	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdog the timer ru is free-runt timeout int Watchdog timeouts ar	BC to 0 disab. These bits co TP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no ning, users shoerval occurs. Timeout. Indice e loaded when	les the charge control the reset to the charge control the reset to the control the charge of t	D4 WDT4 tchdog timer far, however the Vimer using WRid/write. um watchdog t started by writing	D3 WDT3 Wlt will cause the VTR flag will b 3-0 prior to settle imeout intervaling the 1010b page.	D2 WDT2 e /RST signal te set when a fauting WDE=1. To with 100 ms rettern to WR3-0	D1 WDT1 o go active. Wlalt occurs. Note his assures a fuscultion. New solution. New solution.	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ruis free-runt timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no aing, users sho erval occurs. I Timeout. Indice e loaded where Watchdog time	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the	D4 WDT4 tchdog timer far, however the Vimer using WRid/write. um watchdog t started by writin	D3 WDT3 alt will cause th VTR flag will b 3-0 prior to sett imeout interval ng the 1010b pa	D2 WDT2 ee /RST signal te set when a fauting WDE=1. To with 100 ms retutern to WR3-0 WDT1 WDT	D1 WDT1 o go active. Wlalt occurs. Note his assures a fursolution. New volume of the control o	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ru is free-runt timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no ning, users show erval occurs. In Timeout. Indice loaded when watchdog timenvalid – defa	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the	D4 WDT4 tchdog timer far, however the Vimer using WR dd/write. wDT4 WDT4 W	D3 WDT3 alt will cause the VTR flag will b 3-0 prior to sett imeout intervaling the 1010b part of the VTS with the transfer of the transfer	D2 WDT2 e /RST signal te set when a fating WDE=1. T with 100 ms rettern to WR3-0 WDT1 WDT 0 0	D1 WDT1 o go active. Wlult occurs. Note his assures a fusolution. New solution. New solution. New solution. Nonvolatile, solution.	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ruis free-runi timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no ning, users show erval occurs. In Timeout. Indicate loaded when watchdog timenvalid – default of the color of the	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the	D4 WDT4 tchdog timer far, however the Vimer using WR dd/write. um watchdog t started by writing WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4	D3 WDT3 WILL cause the VTR flag will be 3-0 prior to sett imeout interval ing the 1010b part of the 10	D2 WDT2 WDT2 WST signal te set when a fating WDE=1. Te with 100 ms retutern to WR3-0 WDT1 WDT 0 0 0 1	D1 WDT1 o go active. Wlult occurs. Note his assures a fusolution. New solution. New solution. New solution.	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ru is free-runt timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 6V 9V 4V g Control D6 Enable. When has but has no hing, users sho erval occurs. I Timeout. Indice te loaded when Vatchdog time nvalid – defa 00 ms 100 ms	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the	D4 WDT4 tchdog timer far, however the Vimer using WR d/write. wm watchdog t started by writing WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4	D3 WDT3 wll cause the VTR flag will be 3-0 prior to sett imeout intervaling the 1010b part of the 1010	D2 WDT2 we /RST signal te set when a fating WDE=1. To with 100 ms retutern to WR3-0 WDT1 WDT 0 0 0 1 1 0	D1 WDT1 o go active. Wlult occurs. Note his assures a fusolution. New vo. Nonvolatile, 1	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ru is free-runt timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no ning, users show erval occurs. In Timeout. Indicate loaded when watchdog timenvalid – default of the color of the	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the	D4 WDT4 tchdog timer far, however the Vimer using WR dd/write. um watchdog t started by writing WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4	D3 WDT3 WILL cause the VTR flag will be 3-0 prior to sett imeout interval ing the 1010b part of the 10	D2 WDT2 WDT2 WST signal te set when a fating WDE=1. Te with 100 ms retutern to WR3-0 WDT1 WDT 0 0 0 1	D1 WDT1 o go active. Wlult occurs. Note his assures a fusolution. New vo. Nonvolatile, 1	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ruis free-runi timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no ning, users show erval occurs. In Timeout. Indice loaded when watchdog time invalid – default of the	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the	D4 WDT4 tchdog timer far, however the Vimer using WR dd/write. wm watchdog t started by writing WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4	D3 WDT3 WILL cause the VTR flag will be 3-0 prior to sett imeout interval ing the 1010b part of the 10	D2 WDT2 e /RST signal te e set when a fatting WDE=1. To with 100 ms retutern to WR3-0 WDT1 WDT 0 0 0 1 1 0 1 1	D1 WDT1 O go active. Whalt occurs. Note this assures a further solution. New solution. New solution. New solution. New solution.	D0 WDT0 hen WDE = 0 e as the timer ill watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ru is free-runt timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 3.4V g Control D6 Enable. When ans but has no ning, users show erval occurs. In Timeout. Indicate loaded when watchdog timen and the loaded when the loa	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the	D4 WDT4 tchdog timer far, however the Vimer using WR dd/write. WDT4 WDT4 W 0 0 0 0 0	D3 WDT3 WILL cause the VTR flag will be 3-0 prior to sett imeout intervaling the 1010b part of the 101	bet function. Nor The transfer function of the properties of the	D1 WDT1 o go active. Wlult occurs. Note his assures a fusolution. New vo. Nonvolatile, 1	D0 WDT0 hen WDE = 0 e as the timer ll watchdog watchdog				
0Ah WDE	Watchdo D7 WDE Watchdog the timer ru is free-runt timeout int Watchdog timeouts ar	BC to 0 disab. These bits co /TP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When ans but has no ning, users show erval occurs. In Timeout. Indice loaded when watchdog time invalid – default of the	les the charge control the reset to the charge control the reset to the control the charge of the control the charge of the charge of the control the charge of the c	D4 WDT4 tchdog timer far, however the Vimer using WR dd/write. wm watchdog t started by writing WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4 WDT4	D3 WDT3 WILL cause the VTR flag will be 3-0 prior to sett imeout interval ing the 1010b part of the 10	D2 WDT2 e /RST signal te e set when a fatting WDE=1. To with 100 ms retutern to WR3-0 WDT1 WDT 0 0 0 1 1 0 1 1	D1 WDT1 o go active. Wlult occurs. Note his assures a fusolution. New vo. Nonvolatile, 1	D0 WDT0 hen WDE = 0 e as the timer ll watchdog watchdog				

Rev. 1.1 Apr. 2011 Page 13 of 26

FM31T372/374/376/378-G RAMTRON

- COIVIII	7017						: WIST 1 5 1 2 5	7-1/3/0/3/0-0		
		:								
	2	2900 ms		1	1 1	0 1				
	3	8000 ms		1	1 1	1 0)			
	Ι	Disable count	ter	1	1 1	1 1				
09h	Watchdo	g Restart &	Flags							
	D7	D6	D5	D4	D3	D2	D1	D0		
	WTR	POR	LB	_	WR3	WR2	WR1	WR0		
WTR				atchdog timer fa	ault occurs, the					
					if both reset so					
					rnally set, user					
POR					$y a V_{DD} < V_{TP}$					
					OR could be se			ed since the		
LB					Write (internall below the min			TC and arrant		
LB					it to 0 when init					
			et, user can clea		it to 0 when him	manzing the sys	icii. Battery-	backed.		
WR3-0					restarts the war	tchdog timer. T	The upper nibbl	e contents do		
					n 1010b to WR					
	users to cle	ar the WTR, I	POR, and LB fla	ags without affe	ecting the watch	ndog timer. Bat	tery-backed, W	rite-only.		
0.01	T									
08h		oing – Years		D4	D2	D2	D1	DO		
	D7	D6	D5	D4	D3	D2	D1	D0		
	10 year.3	10 year.2	10 year.1	10 year.0	Year.3	Year.2	Year.1	Year.0		
					nibble contains					
		or 10s of years	s. Each nibble o	perates from 0	to 9. The range	for the register	is 0-99. Batter	y-backed,		
051	read/write.	• 18.47 41	•							
07h		oing – Mont		D4	D2	D2	D1	Do		
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	0	10 Month	Month.3	Month.2	Month.1	Month.0		
					ontains the low			9; upper		
				and operates fro	om 0 to 1. The	range for the re	gister is 1-12.			
06h		cked, read/wri	of the month							
UUII	D7	D6	D5	D4	D3	D2	D1	D 0		
		Do					DI .	Du		
	0	0	10 date.1	10 date.0	Date.3	Date.2	Date.1	Date.0		
					er nibble conta					
	upper nibble contains the upper digit and operates from 0 to 3. The range for the register is 1-31. Battery-backed, read/write.									
05h		oing – Day o	f the week							
0011	D7	D6	D5	D4	D3	D2	D1	D0		
			-							
	I awan nihi	0	0	0	the week. Day o	Day.2	Day.1	Day.0		
					ning to the day					
		ry-backed, rea		iust assign mea	ning to the day	varue, as the da	ly is not integra	ica with the		
04h		oing – Hours								
*	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0		101 0		11 2	77 1			
	Contains th	0 ne BCD value	10 hours.1	10 hours.0	Hours.3 wer nibble con	Hours2	Hours.1	Hours.0		
					perates from 0					
		cked, read/wri		Prof digit and t	Peraces Hom 0	2. The range	101 the register	13 0 23.		
03h		oing – Minu								
- =	D7	D6	D5	D4	D3	D2	D1	D0		
	Contains th	10 min.2	10 min.1	10 min.0	Min.3 ains the lower d	Min.2	Min.1	Min.0		
					5. The range fo					
		rat		110111 0 10		105.5001 15		,		

read/write.

Rev. 1.1 Apr. 2011 Page 14 of 26

02h	Timekeep	Timekeeping – Seconds							
	D7	D6	D5	D4	D3	D2	D1	D0	
	0	10 sec.2	10 sec.1	10 sec.0	Seconds.3	Seconds.2	Seconds.1	Seconds.0	
	Contains th	ne BCD value	of seconds. Lov	wer nibble conta	ains the lower d	igit and operate	es from 0 to 9;	upper nibble	
	contains th	e upper digit a	and operates fro	m 0 to 5. The ra	ange for the reg	ister is 0-59. Ba	attery-backed, 1	ead/write.	

01h	OSC/Contr	ol								
	D7	D6	D5	D4	D3	D2	D1	D0		
	OSCEN									
/OSCEN	/Oscillator En	Oscillator Enable. When set to 1, the oscillator is halted. When set to 0, the oscillator runs. Disabling the								
	oscillator can	oscillator can save battery power during storage. On a power-up without battery, this bit is set to 1.								
	Battery-backe	Battery-backed, read/write.								
CALS	Calibration si	Calibration sign. Determines if the calibration adjustment is applied as an addition to or as a subtraction from								
	the time-base	the time-base. Calibration is explained on page 8. This bit is factory programmed. Nonvolatile, read/write.								
CAL.5-0	These six bits	control the cal	ibration of the	clock. These bi	ts are factory	programmed.	Nonvolatile,	read/write.		

00h	Flags/Contr	rol								
	D7	D6	D5	D4	D3	D2	D1	D0		
	Reserved	CF	Reserved	Reserved	Reserved	CAL	W	R		
Reserved	Reserved bits	Reserved bits. Do not use. Should remain set to 0.								
CF	Century Over	Century Overflow Flag. This bit is set to a 1 when the values in the years register overflows from 99 to 00. This								
	indicates a ne	indicates a new century, such as going from 1999 to 2000 or 2099 to 2100. The user should record the new								
	century infori	century information as needed. This bit is cleared to 0 when the Flag register is read. It is read-only for the user.								
	Battery-backet	Battery-backed.								
CAL	When set to	1, the CAL/PF	O pin gives a 5	512 Hz square-	wave output f	or clock audi	it. When CAL	bit set to 0,		
	the clock ope	erates normally	, and the CAL	/PFO pin is co	ntrolled by th	e power fail	comparator.	The CAL bit		
	must be clear	ed to enable to	emperature con	npensation. Te	mperature con	npensation is	not applied t	o the 512Hz		
	frequency on	the CAL/PFO	pin. Battery-l	backed, read/wi	rite.					
W	Write Time. S	Setting the W b	it to 1 freezes t	the clock. The u	iser can then w	vrite the timel	keeping regist	ers with		
	updated value	es. Resetting the	e W bit to 0 car	uses the conten	ts of the time r	egisters to be	transferred to	the .		
	timekeeping o	counters and re	starts the clock	. Battery-backe	d, read/write.					
R	Read Time. Setting the R bit to 1 copies a static image of the timekeeping core and place it into the user									
	registers. The user can then read them without concerns over changing values causing system errors. The R bit									
	going from 0	going from 0 to 1 causes the timekeeping capture, so the bit must be returned to 0 prior to reading again.								
	Battery-backe	ed, read/write.								

Rev. 1.1 Apr. 2011

Apr. 2011 Page 15 of 26

Two-wire Interface

The FM31T37x employs an industry standard two-wire bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually. Although monolithic, it appears to the system software to be two separate products. One is a memory device. It has a Slave Address (Slave ID = 1010b) that operates the same as a stand-alone memory device. The second device is a real-time clock and processor companion which have a unique Slave Address (Slave ID = 1101b).

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM31T37x is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions: Start, Stop, Data bit, and Acknowledge. The figure below illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the Electrical Specifications section.




Figure 9. Data Transfer Protocol

Start Condition

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will ready the FM31T37x for a new operation.

If the power supply drops below the specified VTP during operation, any 2-wire transaction in progress will be aborted and the system must issue a Start condition prior to performing another operation.

Stop Condition

A Stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations must end with a Stop condition. If an operation is pending when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is high. Except under the two

conditions described above, the SDA signal should not change while SCL is high.

Acknowledge

The Acknowledge (ACK) takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter must release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge (NACK) and the operation is aborted.

The receiver might NACK for two distinct reasons. First is that a byte transfer fails. In this case, the NACK ends the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not send an ACK to deliberately terminate an operation. For example, during a read operation, the FM31T37x will continue to place data onto the bus as long as the receiver sends ACKs (and clocks). When a read operation is complete and no more data is needed, the receiver must NACK the last byte. If the receiver ACKs the last byte, this will cause the FM31T37x to


attempt to drive the bus on the next clock while the master is sending a new command such as a Stop.

Slave Address

The first byte that the FM31T37x expects after a Start condition is the slave address. As shown in figures below, the slave address contains the Slave ID, Device Select address, and a bit that specifies if the transaction is a read or a write.

The FM31T37x has two Slave Addresses (Slave IDs) associated with two logical devices. To access the memory device, bits 7-4 should be set to 1010b. The other logical device within the FM31T37x is the real-time clock and companion. To access this device, bits 7-4 of the slave address should be set to 1101b. A bus transaction with this slave address will not affect the memory in any way. The figures below illustrate the two Slave Addresses.

The Device Select bits allow multiple devices of the same type to reside on the 2-wire bus. The device select bits (bits 2-1) select one of four parts on a two-wire bus. They must match the corresponding value on the external address pins in order to select the device. Bit 0 is the read/write bit. A "1" indicates a read operation, and a "0" indicates a write operation.






Figure 11. Slave Address - Companion

Addressing Overview - Memory

After the FM31T37x acknowledges the Slave Address, the master can place the memory address on the bus for a write operation. The address requires two bytes. This is true for all members of the family. Therefore the 4Kb and 16Kb configurations will be addressed differently from stand alone serial memories but the entire family will be upwardly compatible with no software changes.

The first is the MSB (upper byte). For a given density unused address bits are don't cares, but should be set to 0 to maintain upward compatibility. Following the MSB is the LSB (lower byte) which contains the remaining eight address bits. The address is latched internally. Each access causes the latched address to be incremented automatically. The current address is the value that is held in the latch, either a newly written value or the address following the last access. The current address will be held as long as VDD > VTP or until a new value is written. Accesses to the clock do not affect the current memory address. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the Acknowledge, the FM31T37x increments the internal address. This allows the next sequential byte to be accessed with no additional addressing externally. After the last address is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

Addressing Overview - RTC & Companion

The RTC and Processor Companion operate in a similar manner to the memory, except that it uses only one byte of address. Addresses 00h to 18h correspond to special function registers. Attempting to load addresses above 18h is an illegal condition; the FM31 xxT37x will return a NACK and abort the 2-wire transaction.

Data Transfer

After the address information has been transmitted, data transfer between the bus master and the FM31T37x begins. For a read, the FM31T37x will place 8 data bits on the bus then wait for an ACK from the master. If the ACK occurs, the FM31T37x will transfer the next byte. If the ACK is not sent, the FM31T37x will end the read operation. For a write operation, the FM31T37x will accept 8 data bits from the master then send an Acknowledge. All data transfer occurs MSB (most significant bit) first.

Memory Write Operation

All memory writes begin with a Slave Address, then a memory address. The bus master indicates a write operation by setting the slave address LSB to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an Acknowledge condition. Any number of sequential bytes may be written. If the end of the address range

Rev. 1.1

Apr. 2011 Page 17 of 26

is reached internally, the address counter will wrap to 0000h. Internally, the actual memory write occurs after the 8th data bit is transferred. It will be complete before the Acknowledge is sent. Therefore, if the user desires to abort a write without altering the

memory contents, this should be done using a Start or Stop condition prior to the 8th data bit. The figures below illustrate a single- and multiple-writes to memory.




Figure 12. Single Byte Memory Write




Figure 13. Multiple Byte Memory Write

Memory Read Operation

There are two types of memory read operations. They are current address read and selective address read. In a current address read, the FM31T37x uses the internal address latch to supply the address. In a selective read, the user performs a procedure to first set the address to a specific value.

Current Address & Sequential Read

As mentioned above the FM31T37x uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete device address, the FM31T37x will begin shifting data out from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

Each time the bus master acknowledges a byte, this indicates that the FM31T37x should read out the next sequential byte.

There are four ways to terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM31T37x attempts to read out additional data onto the bus. The four valid methods follow.

- 1. The bus master issues a NACK in the 9th clock cycle and a Stop in the 10th clock cycle. This is illustrated in the diagrams below and is preferred.
- 2. The bus master issues a NACK in the 9th clock cycle and a Start in the 10th.
- 3. The bus master issues a Stop in the 9th clock cycle.
- 4. The bus master issues a Start in the 9th clock cycle.

If the internal address reaches the top of memory, it will wrap around to 0000h on the next read cycle. The figures below show the proper operation for current address reads.

Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM31T37x acknowledges the address, the bus master issues a Start condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a 1. The operation is now a read from the current address. Read operations are illustrated below.

RTC /Companion Write Operation

All RTC and Companion writes operate in a similar manner to memory writes. The distinction is that a different device ID is used and only one byte address is needed instead of two. Figure 16 illustrates a single byte write to this device.

RTC/Companion Read Operation

As with writes, a read operation begins with the Slave Address. To perform a register read, the bus master supplies a Slave Address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete Slave Address, the FM31T37x will begin shifting data out from the current register address on the next clock. Auto-increment operates for the special function registers as with the memory address. A current address read for the registers look exactly like the memory except that the device ID is different.

The FM31T37x contains two separate address registers, one for the memory address and the other for the register address. This allows the contents of one address register to be modified without affecting the current address of the other register. For example, this would allow an interrupted read to the memory while still providing fast access to an RTC register. A subsequent memory read will then continue from the memory address where it previously left off, without requiring the load of a new memory address. However, a write sequence always requires an address to be supplied.




Figure 14. Current Address Memory Read




Figure 15. Sequential Memory Read

Figure 16. Selective (Random) Memory Read




Figure 17. Byte Register Write

NOTE: It is required that Register Address bits A7-A5 are cleared (zeroes).

Addressing F-RAM Array in the FM31T37x Family

The FM31T37x family includes 256Kb, 64Kb, 16Kb, and 4Kb memory densities. The following 2-byte address field is shown for each density.

Table 4. Two-Byte Memory Address

Part #			1 st	Addre	ess Byt	e					2^{nd}	Addr	ess B	yte		
FM31T378	X	A14	A13	A12	A11	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	A0
FM31T376	X	Х	Х	A12	A11	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	A0
FM31T374	X	Х	Х	Х	Х	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	A0
FM31T372	Х	Х	Х	Х	Х	Х	Х	A8	Α7	A6	A5	A4	А3	A2	A1	A0

Electrical Specifications

Absolute Maximum Ratings

Symbol	Description	Ratings
V_{DD}	Power Supply Voltage with respect to V _{SS}	-1.0V to +7.0V
$V_{\rm IN}$	Voltage on any signal pin with respect to V _{SS}	-1.0V to +7.0V and
		$V_{IN} \le V_{DD} + 1.0V *$
V_{BAK}	Backup Supply Voltage	-1.0V to +4.5V
T_{STG}	Storage Temperature	-55°C to + 125°C
T_{LEAD}	Lead Temperature (Soldering, 10 seconds)	260° C
V_{ESD}	Electrostatic Discharge Voltage	
	- Human Body Model (AEC-Q100-002 Rev. E)	2kV
	- Charged Device Model (AEC-Q100-011 Rev. B)	1.25kV
	- Machine Model (AEC-Q100-003 Rev. E)	100V
	Package Moisture Sensitivity Level	MSL-1

^{*} The " $V_{IN} < V_{DD} + 1.0V$ " restriction does not apply to the SCL and SDA inputs which do not employ a diode to V_{DD} . Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating Conditions ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$, $V_{DD} = 2.7 \text{ V to} 5.5 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
V_{DD}	Main Power Supply	2.7		5.5	V	7
I_{DD}	V _{DD} Supply Current					1
	@ SCL = 100 kHz			500	μΑ	
	@ SCL = 400 kHz			900	μΑ	
	@ SCL = 1 MHz			1500	μΑ	
I_{SB}	Standby Current					2
	For $V_{DD} < 5.5V$			150	μΑ	
	For $V_{DD} < 3.6V$			120	μΑ	
V_{BAK}	RTC Backup Supply Voltage				V	9
	@ $T_A = +25^{\circ}C \text{ to } +85^{\circ}C$	1.55		3.75	V	
	@ $T_A = -40^{\circ}C$ to $+25^{\circ}C$	1.9		3.75	V	
I_{BAK}	RTC Backup Supply Current					4
	@ $T_A = +25^{\circ}C$, $V_{BAK} = 3.0V$			1.4	μΑ	
	@ $T_A = +85^{\circ}C$, $V_{BAK} = 3.0V$			2.1	μΑ	
	@ $T_A = +25^{\circ}C$, $V_{BAK} = 2.0V$			1.15	μΑ	
	$@ T_A = +85^{\circ}C, V_{BAK} = 2.0V$			1.75	μA	
I _{BAKTC}	Trickle Charge Current with V _{BAK} =0V					10
	Fast Charge Off (FC = 0)	50		120	μΑ	
	Fast Charge On (FC = 1)	200		2500	μΑ	
V_{TP0}	V_{DD} Trip Point Voltage, $VTP(1:0) = 00b$	2.55	2.6	2.70	V	5
V_{TP1}	V_{DD} Trip Point Voltage, VTP(1:0) = 01b	2.80	2.9	3.00	V	5
V_{TP2}	V_{DD} Trip Point Voltage, VTP(1:0) = 10b	3.80	3.9	4.00	V	5
V_{TP3}	V_{DD} Trip Point Voltage, VTP(1:0) = 11b	4.25	4.4	4.50	V	5
V_{RST}	V_{DD} for valid /RST @ $I_{OL} = 80 \mu A$ at V_{OL}					6
	$V_{BAK} > V_{BAK}$ min	0			V	
	$V_{BAK} < V_{BAK}$ min	1.6			V	
I_{LI}	Input Leakage Current			±1	μΑ	3
I_{LO}	Output Leakage Current			±1	μΑ	3
V_{IL}	Input Low Voltage					
	All inputs except those listed below	-0.3		$0.3~\mathrm{V_{DD}}$	V	8
	CNT1-2 battery backed (V _{DD} < 2.4V)	-0.3		0.5	V	
	$CNT1-2 (V_{DD} > 2.4V)$	-0.3		0.8	V	

continued »

FM31T372/374/376/378-G RAMTRON

DC Operating Conditions, continued ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$, $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
V_{IH}	Input High Voltage					
	All inputs except those listed below	$0.7 V_{DD}$		$V_{\rm DD} + 0.3$	V	
	PFI (comparator input)	-		3.75	V	
	CNT1-2 battery backed (V_{DD} < 2.4V)	$V_{BAK} - 0.5$		$V_{BAK} + 0.3$	V	
	$CNT1-2 V_{DD} > 2.4V$	$0.7 V_{DD}$		$V_{\rm DD} + 0.3$	V	
V_{OL}	Output Low Voltage ($I_{OL} = 3 \text{ mA}$),	-		0.4	V	
	FOUT, /INT, /RST					
V_{OH}	Output High Voltage ($I_{OH} = -2 \text{ mA}$)	2.4		ı	V	
R_{RST}	Pull-up Resistance for /RST Inactive	50		400	ΚΩ	
R_{IN}	Input Resistance (pulldown)					
	A1-A0 for $V_{IN} = V_{IL}$ max	20			ΚΩ	
	A1-A0 for $V_{IN} = V_{IH} \min$	1			$M\Omega$	
V _{PFI}	Power Fail Input Reference Voltage	1.175	1.20	1.225	V	
V_{HYS}	Power Fail Input (PFI) Hysteresis (Rising)		-	100	mV	

Notes

- SCL toggling between V_{DD} -0.3V and V_{SS} , other inputs V_{SS} or V_{DD} -0.3V.
- All inputs at V_{SS} or V_{DD} , static. Stop command issued. 2.
- V_{IN} or $V_{OUT} = V_{SS}$ to V_{DD} . Does not apply to A0, A1, PFI, or /RST pins. $V_{BAK} = 3.0V$, $V_{DD} < 2.4V$, oscillator running, CNT1-2 at Vss or V_{BAK} .
- /RST is asserted low when V_{DD} < V_{TP} .
- The minimum V_{DD} to guarantee the level of /RST remains a valid V_{OL} level.
- Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified.
- Includes /RST input detection of external reset condition to trigger driving of /RST signal by FM31T37x.
- The V_{BAK} trickle charger automatically regulates the maximum voltage on this pin for capacitor backup applications.
- 10. V_{BAK} will source current when trickle charge is enabled (VBC bit=1), $V_{DD} > V_{BAK}$, and $V_{BAK} < V_{BAK}$ max.

AC Parameters ($T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $V_{DD} = 2.7$ V to 5.5V, $C_L = 100$ pF unless otherwise specified)

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
f_{SCL}	SCL Clock Frequency	0	100	0	400	0	1000	kHz	
t_{LOW}	Clock Low Period	4.7		1.3		0.6		μs	
t_{HIGH}	Clock High Period	4.0		0.6		0.4		μs	
t_{AA}	SCL Low to SDA Data Out Valid		3		0.9		0.55	μs	
t_{BUF}	Bus Free Before New Transmission	4.7		1.3		0.5		μs	
t _{HD:STA}	Start Condition Hold Time	4.0		0.6		0.25		μs	
$t_{\mathrm{SU:STA}}$	Start Condition Setup for Repeated Start	4.7		0.6		0.25		μs	
t _{HD:DAT}	Data In Hold Time	0		0		0		ns	
$t_{SU:DAT}$	Data In Setup Time	250		100		100		ns	
t_R	Input Rise Time		1000		300		300	ns	1
$t_{\rm F}$	Input Fall Time		300		300		100	ns	1
$t_{SU:STO}$	Stop Condition Setup Time	4.0		0.6		0.25		μs	
t_{DH}	Data Output Hold (from SCL @ VIL)	0		0		0		ns	
t_{SP}	Noise Suppression Time Constant on SCL, SDA		50		50		50	ns	

All SCL specifications as well as start and stop conditions apply to both read and write operations.

RTC Frequency Characteristics

Symbol	Parameter	Min	Тур	Max	Units	
F _{OUT}	FOUT Clock Frequen	су	-	32.768	-	kHz
Δf/f	Frequency Stability	0° C to +45° C			±3	ppm
·	vs. Temperature	-40° C to +85° C			±5	ppm

Rev. 1.1

Apr. 2011 Page 22 of 26

FM31T372/374/376/378-G

RAMTRON

Data Retention ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}, V_{DD} = 2.7 \text{V to } 5.5 \text{V}$)

Symbol	Parameter	Min	Units	Notes
T_{DR}	Data Retention	10	Years	


Supervisor Timing ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}, V_{DD} = 2.7 \text{V to } 5.5 \text{V}$)

Symbol	Parameter	Min	Max	Units	Notes
t_{RPU}	/RST Active (low) after V _{DD} >V _{TP}	100	200	ms	
t _{INTP}	Pulse Width of /INT Active	100	200	ms	
t_{RNR}	$V_{DD} < V_{TP}$ noise immunity	10	25	μs	1
t_{VR}	V _{DD} Rise Time	50	-	μs/V	1,2
t_{VF}	V _{DD} Fall Time	100	-	μs/V	1,2
t_{WDP}	Pulse Width of /RST for Watchdog Reset	100	200	ms	
$t_{ m WDOG}$	Timeout of Watchdog	t_{DOG}	$2*t_{DOG}$	ms	3
f_{CNT}	Frequency of Event Counters	0	10	MHz	


Notes

- This parameter is characterized but not tested.
- Slope measured at any point on V_{DD} waveform. t_{DOG} is the programmed time in register 0Ah, $V_{DD} > V_{TP}$ and t_{RPU} satisfied.

/RST Timing



/INT Pulse Width



Rev. 1.1

Apr. 2011 Page 23 of 26

FM31T372/374/376/378-G

AC Test Conditions


Input Pulse Levels $0.1 V_{DD}$ to $0.9 V_{DD}$

Input rise and fall times 10 ns Input and output timing levels $0.5 V_{DD}$


Diagram Notes

All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.


Equivalent AC Load Circuit



Read Bus Timing




Write Bus Timing




Mechanical Drawing

14-pin SOIC (JEDEC Standard)



Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in millimeters.



FM31T372/374/376/378-G

Revision History

Revision	Date	Summary
1.0	6/14/2010	Preliminary status.
1.1	4/18/2011	Documentation updates and clarifications. Changed I _{BAK} limits.

Rev. 1.1 Apr. 2011

Page 26 of 26