Marking Information



= Manufacturer's Marking
C4050SD = Product Type Marking Code
YYWW = Date Code Marking
YY or YY= Year (ex: 20 = 2020)
WW = Week (01 - 53)

Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic			Symbol	N-Channel - Q1	P-Channel - Q2	Units
Drain-Source Voltage			V_{DSS}	40	-40	V
Gate-Source Voltage			V_{GSS}	±20	±20	
Continuous Drain Current	V_{GS} = 10V	(Notes 6 & 8)	I_D	5.8	-5.8	A
		T_A = +70°C (Notes 6 & 8)		4.38	-4.52	
		(Notes 5 & 8)		4.2	-4.2	
		(Notes 5 & 9)		5.3	-5.3	
Pulsed Drain Current	V_{GS} = 10V	(Notes 7 & 8)	I_{DM}	24.1	-24.9	
Continuous Source Current (Body Diode)		(Notes 6 & 8)	I_S	2.5	-2.5	
Pulsed Source Current (Body Diode)		(Notes 7 & 8)	I_{SM}	24.1	-24.9	

Thermal Characteristics

Characteristic		Symbol	Value	Unit
Power Dissipation	(Notes 5 & 8)	P_D	1.25	W
Linear Derating Factor	(Notes 5 & 9)		1.8	mW/°C
	(Notes 6 & 8)		2.14	
Thermal Resistance, Junction to Ambient	(Notes 5 & 8)	$R_{\theta JA}$	100	°C/W
	(Notes 5 & 9)		70	
	(Notes 6 & 8)		58	
Thermal Resistance, Junction to Lead	(Notes 5 & 10)	$R_{\theta JL}$	51	
Operating and Storage Temperature Range		T_J, T_{STG}	-55 to +150	°C

Notes:
5. For a device surface mounted on 25mm x 25mm x 1.6mm FR4 PCB with high coverage of single sided 1oz copper, in still air conditions; the device is measured when operating in a steady-state condition.
6. Same as note (5), except the device is measured at t ≤ 10 sec.
7. Same as note (5), except the device is pulsed with D = 0.02 and pulse width 300µs.
8. For a dual device with one active die.
9. For a device with two active die running at equal power.
10. Thermal resistance from junction to solder-point (at the end of the drain lead).

Thermal Characteristics (continued)



N-channel Safe Operating Area



P-channel Safe Operating Area



Transient Thermal Impedance



Derating Curve



Pulse Power Dissipation

Electrical Characteristics (Q1 N-Channel) (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 11)						
Drain-Source Breakdown Voltage	BV_{DSS}	40	—	—	V	V_{GS} = 0V, I_D = 250µA
Zero Gate Voltage Drain Current T_J = +25°C	I_{DSS}	—	—	1.0	µA	V_{DS} = 40V, V_{GS} = 0V
Gate-Source Leakage	I_{GSS}	—	—	±100	nA	V_{GS} = ±20V, V_{DS} = 0V
ON CHARACTERISTICS (Note 11)						
Gate Threshold Voltage	$V_{GS(th)}$	0.8	1.3	1.8	V	V_{DS} = V_{GS}, I_D = 250µA
Static Drain-Source On-Resistance	$R_{DS(ON)}$	—	20 33	45 60	mΩ	V_{GS} = 10V, I_D = 3A V_{GS} = 4.5V, I_D = 3A
Forward Transfer Admittance	$\|Y_{fs}\|$	—	12.6	—	S	V_{DS} = 5V, I_D = 3A
Diode Forward Voltage (Note 11)	V_{SD}	—	0.7	1.0	V	V_{GS} = 0V, I_S = 1A
DYNAMIC CHARACTERISTICS (Note 12)						
Input Capacitance	C_{iss}	—	1790.8	—	pF	V_{DS} = 20V, V_{GS} = 0V, f = 1.0MHz
Output Capacitance	C_{oss}	—	160.6	—	pF	
Reverse Transfer Capacitance	C_{rss}	—	120.5	—	pF	
Gate Resistance	R_g	—	1.03	—	Ω	V_{DS} = 0V, V_{GS} = 0V, f = 1MHz
Total Gate Charge	Q_g	—	37.56	—	nC	V_{GS} = 10V, V_{DS} = 20V, I_D = 3A
Gate-Source Charge	Q_{gs}	—	7.8	—	nC	
Gate-Drain Charge	Q_{gd}	—	6.6	—	nC	
Turn-On Delay Time	$t_{D(on)}$	—	8.08	—	nS	V_{GS} = 10V, V_{DS} = 20V, I_D = 3A
Turn-On Rise Time	t_r	—	15.14	—	nS	
Turn-Off Delay Time	$t_{D(off)}$	—	24.29	—	nS	
Turn-Off Fall Time	t_f	—	5.27	—	nS	

Electrical Characteristics (Q2 P-Channel) (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 11)						
Drain-Source Breakdown Voltage	BV_{DSS}	-40	—	—	V	V_{GS} = 0V, I_D = -250µA
Zero Gate Voltage Drain Current T_J = +25°C	I_{DSS}	—	—	-1.0	µA	V_{DS} = -40V, V_{GS} = 0V
Gate-Source Leakage	I_{GSS}	—	—	±100	nA	V_{GS} = ±20V, V_{DS} = 0V
ON CHARACTERISTICS (Note 11)						
Gate Threshold Voltage	$V_{GS(th)}$	-0.8	-1.3	-1.8	V	V_{DS} = V_{GS}, I_D = -250µA
Static Drain-Source On-Resistance	$R_{DS(ON)}$	—	28 30	45 60	mΩ	V_{GS} = -10V, I_D = -3A V_{GS} = -4.5V, I_D = -3A
Forward Transfer Admittance	$\|Y_{fs}\|$	—	16.6	—	S	V_{DS} = -5V, I_D = -3A
Diode Forward Voltage (Note 11)	V_{SD}	—	-0.7	-1.0	V	V_{GS} = 0V, I_S = -1A
DYNAMIC CHARACTERISTICS (Note 12)						
Input Capacitance	C_{iss}	—	1643.17	—	pF	V_{DS} = -20V, V_{GS} = 0V, f = 1.0MHz
Output Capacitance	C_{oss}	—	179.13	—	pF	
Reverse Transfer Capacitance	C_{rss}	—	127.82	—	pF	
Gate Resistance	R_g	—	6.43	—	Ω	V_{DS} = 0V, V_{GS} = 0V, f = 1MHz
Total Gate Charge	Q_g	—	33.66	—	nC	V_{GS} = -10V, V_{DS} = -20V, I_D = -3A
Gate-Source Charge	Q_{gs}	—	5.54	—	nC	
Gate-Drain Charge	Q_{gd}	—	7.30	—	nC	
Turn-On Delay Time	$t_{D(on)}$	—	6.85	—	nS	V_{GS} = -10V, V_{DS} = -20V, I_D = -3A
Turn-On Rise Time	t_r	—	14.72	—	nS	
Turn-Off Delay Time	$t_{D(off)}$	—	53.65	—	nS	
Turn-Off Fall Time	t_f	—	30.86	—	nS	

Notes: 11. Short duration pulse test used to minimize self-heating effect.
12. Guaranteed by design. Not subject to production testing.

Typical Characteristics (Q1 N-Channel)



Fig. 1 Typical Output Characteristic



Fig. 2 Typical Transfer Characteristic



Fig. 3 Typical On-Resistance
vs. Drain Current and Gate Voltage



Fig. 4 Typical On-Resistance
vs. Drain Current and Temperature



Fig. 5 On-Resistance Variation with Temperature



Fig. 6 On-Resistance Variation with Temperature



Fig. 7 Gate Threshold Variation vs. Ambient Temperature



Fig. 8 Diode Forward Voltage vs. Current



Fig. 9 Typical Total Capacitance



Fig. 10 Typical Leakage Current vs. Drain-Source Voltage



Fig. 11 Gate-Charge Characteristics



Fig. 12 Transient Thermal Response

Typical Characteristics (Q2 P-Channel)



Fig. 13 Typical Output Characteristic



Fig. 14 Typical Transfer Characteristic



Fig. 15 Typical On-Resistance
vs. Drain Current and Gate Voltage



Fig. 16 Typical On-Resistance
vs. Drain Current and Temperature



Fig. 17 On-Resistance Variation with Temperature



Fig. 18 On-Resistance Variation with Temperature



Fig. 19 Gate Threshold Variation vs. Ambient Temperature



Fig. 20 Diode Forward Voltage vs. Current



Fig. 21 Typical Total Capacitance



Fig. 22 Typical Leakage Current vs. Drain-Source Voltage



Fig. 23 Gate-Charge Characteristics



Fig. 24 Transient Thermal Response

Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

SO-8



SO-8			
Dim	**Min**	**Max**	**Typ**
A	1.40	1.50	1.45
A1	0.10	0.20	0.15
b	0.30	0.50	0.40
c	0.15	0.25	0.20
D	4.85	4.95	4.90
E	5.90	6.10	6.00
E1	3.80	3.90	3.85
E0	3.85	3.95	3.90
e	--	--	1.27
h	-	--	0.35
L	0.62	0.82	0.72
Q	0.60	0.70	0.65
All Dimensions in mm			

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

SO-8



Dimensions	Value (in mm)
C	1.27
X	0.802
X1	4.612
Y	1.505
Y1	6.50

IMPORTANT NOTICE

1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

www.diodes.com