


## Pin Diagrams




Top View: SO-8

## Pin Descriptions

| Pin Number | Pin Name        | Function  |
|------------|-----------------|---|
| 1          | V <sub>CC</sub> | Low-side and logic fixed supply                             |
| 2          | HIN             | Logic input for high-side gate driver output (HO), in phase |
| 3          | LIN             | Logic input for low-side gate driver output (LO), in phase  |
| 4          | COM             | Low-side return   |
| 5          | LO              | Low-side gate drive output                                  |
| 6          | V <sub>S</sub>  | High-side floating supply return                            |
| 7          | HO              | High-side gate drive output                                 |
| 8          | V <sub>B</sub>  | High-side floating supply                                   |

## Functional Block Diagram



**Absolute Maximum Ratings** (@T<sub>A</sub> = +25°C, unless otherwise specified.)

| Characteristic                           | Symbol               | Value                                      | Unit |
|--|----------------------|--|------|
| High-Side Floating Supply Voltage        | V <sub>B</sub>       | -0.3 to +624                               | V    |
| High-Side Floating Supply Offset Voltage | V <sub>S</sub>       | V <sub>B</sub> -24 to V <sub>B</sub> +0.3  | V    |
| High-Side Floating Output Voltage        | V <sub>HO</sub>      | V <sub>S</sub> -0.3 to V <sub>B</sub> +0.3 | V    |
| Offset Supply Voltage Transient          | dV <sub>S</sub> / dt | 50   | V/ns |
| Low-Side and Logic Fixed Supply Voltage  | V <sub>CC</sub>      | -0.3 to +24                                | V    |
| Low-Side Output Voltage                  | V <sub>LO</sub>      | -0.3 to V <sub>CC</sub> +0.3               | V    |
| Logic Input Voltage (HIN and LIN)        | V <sub>IN</sub>      | -0.3 to V <sub>CC</sub> +0.3               | V    |

**Thermal Characteristics** (@T<sub>A</sub> = +25°C, unless otherwise specified.)

| Characteristic                                    | Symbol           | Value       | Unit |
|---|------------------|-------------|------|
| Power Dissipation Linear Derating Factor (Note 5) | P <sub>D</sub>   | 0.625       | W    |
| Thermal Resistance, Junction to Ambient (Note 5)  | R <sub>θJA</sub> | 200         | °C/W |
| Thermal Resistance, Junction to Case (Note 5)     | R <sub>θJC</sub> | 45          | °C/W |
| Operating Temperature                             | T <sub>J</sub>   | +150        | °C   |
| Storage Temperature Range                         | T <sub>STG</sub> | -55 to +150 |      |

Note: 5. When mounted on a standard JEDEC 2-layer FR-4 board.

**Recommended Operating Conditions**

| Parameter                                  | Symbol          | Min                 | Max                 | Unit |
|--|-----------------|---------------------|---------------------|------|
| High-Side Floating Supply Absolute Voltage | V <sub>B</sub>  | V <sub>S</sub> + 10 | V <sub>S</sub> + 20 | V    |
| High-Side Floating Supply Offset Voltage   | V <sub>S</sub>  | (Note 6)            | 600                 | V    |
| High-Side Floating Output Voltage          | V <sub>HO</sub> | V <sub>S</sub>      | V <sub>B</sub>      | V    |
| Low-Side and Logic Fixed Supply Voltage    | V <sub>CC</sub> | 10                  | 20                  | V    |
| Low-Side Output Voltage                    | V <sub>LO</sub> | 0                   | V <sub>CC</sub>     | V    |
| Logic Input Voltage (HIN and LIN)          | V <sub>IN</sub> | 0                   | 5                   | V    |
| Ambient Temperature                        | T <sub>A</sub>  | -40                 | +125                | °C   |

Note: 6. Logic operation for V<sub>S</sub> = -5V to +600V.

**DC Electrical Characteristics** ( $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V, @ $T_A$  = +25°C, unless otherwise specified.) (Note 7)


| Parameter   | Symbol      | Min | Typ  | Max | Unit    | Conditions   |
|---|-------------|-----|------|-----|---------|--|
| Logic "1" Input Voltage (Note 8)                      | $V_{IH}$    | 2.5 | —    | —   | V       | $V_{CC} = 10V$ to 20V  |
| Logic "0" Input Voltage (Note 8)                      | $V_{IL}$    | —   | —    | 0.8 | V       | $V_{CC} = 10V$ to 20V  |
| High Level Output Voltage, $V_{BIAS} - V_O$           | $V_{OH}$    | —   | 0.05 | 0.2 | V       | $I_O = 2mA$  |
| Low Level Output Voltage, $V_O$                       | $V_{OL}$    | —   | 0.02 | 0.1 | V       | $I_O = 2mA$  |
| Offset Supply Leakage Current                         | $I_{LK}$    | —   | —    | 50  | $\mu A$ | $V_B = V_S = 600V$   |
| Quiescent $V_{BS}$ Supply Current                     | $I_{BSQ}$   | —   | 30   | 55  | $\mu A$ | $V_{IN} = 0V$ or 5V  |
| Quiescent $V_{CC}$ Supply Current                     | $I_{CCQ}$   | —   | 150  | 270 | $\mu A$ | $V_{IN} = 0V$ or 5V  |
| Logic "1" Input Bias Current                          | $I_{IN+}$   | —   | 3.0  | 10  | $\mu A$ | $V_{IN} = 5V$  |
| Logic "0" Input Bias Current                          | $I_{IN-}$   | —   | —    | 5.0 | $\mu A$ | $V_{IN} = 0V$  |
| $V_{CC}$ Supply Undervoltage Positive Going Threshold | $V_{CCUV+}$ | 8.0 | 8.9  | 9.8 | V       | —  |
| $V_{CC}$ Supply Undervoltage Negative Going Threshold | $V_{CCUV-}$ | 7.4 | 8.2  | 9.0 | V       | —  |
| Output High Short Circuit Pulsed Current              | $I_{O+}$    | 130 | 290  | —   | mA      | $V_O = 0V$ , $V_{IN} = \text{Logic "1"}$ ,<br>$PW \leq 10\mu s$  |
| Output Low Short Circuit Pulsed Current               | $I_{O-}$    | 270 | 600  | —   | mA      | $V_O = 15V$ , $V_{IN} = \text{Logic "0"}$ ,<br>$PW \leq 10\mu s$ |

Notes: 7. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to COM. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output pins: HO and LO.  
 8. For optimal operation, it is recommended that the input pulses ( $H_{IN}$  and  $L_{IN}$ ) should have a minimum amplitude of 2.5V with a minimum pulse width of 300ns.


**AC Electrical Characteristics** ( $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V,  $C_L = 1000pF$ , @ $T_A$  = +25°C, unless otherwise specified.)

| Parameter                  | Symbol    | Min | Typ | Max | Unit | Conditions   |
|----------------------------|-----------|-----|-----|-----|------|--------------|
| Turn-on Propagation Delay  | $t_{ON}$  | —   | 160 | 220 | ns   | $V_S = 0V$   |
| Turn-off Propagation Delay | $t_{OFF}$ | —   | 150 | 220 | ns   | $V_S = 600V$ |
| Turn-on Rise Time          | $t_R$     | —   | 70  | 170 | ns   | —            |
| Turn-off Fall Time         | $t_F$     | —   | 35  | 90  | ns   | —            |
| Delay Matching             | $t_{DM}$  | —   | —   | 50  | ns   | —            |


## Timing Waveforms



**Figure 1.** Input / Output Timing Diagram




**Figure 2.** Switching Time Waveform Definitions




**Figure 3.** Delay Matching Waveform Definitions

OBSCULE - PART DISCONTINUED


**Typical Performance Characteristics** ( $V_{CC} = 15V$ ,  $@T_A = +25^\circ C$ , unless otherwise specified.)




**Figure 4.** Turn-on Propagation Delay vs. Supply Voltage




**Figure 5.** Turn-on Propagation Delay vs. Temperature




**Figure 6.** Turn-off Propagation Delay vs. Supply Voltage



**Figure 7.** Turn-off Propagation Delay vs. Temperature



**Figure 8.** Rise Time vs. Supply Voltage



**Figure 9.** Rise Time vs. Temperature

Typical Performance Characteristics (continued)




Figure 10. Fall Time vs. Supply Voltage




Figure 11. Fall Time vs. Temperature




Figure 12. Quiescent Current vs. Supply Voltage




Figure 13. Quiescent Current vs. Temperature




Figure 14. Delay Matching vs. Supply Voltage




Figure 15. Delay Matching vs. Temperature

# Typical Performance Characteristics (continued)




Figure 16. Output Source Current vs. Supply Voltage




Figure 17. Output Source Current vs. Temperature




Figure 18. Output Sink Current vs. Supply Voltage




Figure 19. Output Sink Current vs. Temperature




Figure 20. Logic 1 Input Voltage vs. Supply Voltage






Figure 21. Logic 1 Input Voltage vs. Temperature


# Typical Performance Characteristics (continued)




**Figure 22.** Logic 0 Input Voltage vs. Supply Voltage



**Figure 23.** Logic 0 Input Voltage vs. Temperature



**Figure 24.**  $V_{CC}$  UVLO vs. Temperature




**Figure 25.** Offset Supply Leakage Current vs. Temperature



## Package Outline Dimensions

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

### SO-8 (Type TH)




| SO-8 (Type TH)       |       |       |      |
|----------------------|-------|-------|------|
| Dim                  | Min   | Max   | Typ  |
| A                    | 1.35  | 1.75  | --   |
| A1                   | 0.10  | 0.25  | --   |
| A2                   | --    | --    | 1.45 |
| b                    | 0.35  | 0.51  | --   |
| c                    | 0.190 | 0.248 | --   |
| D                    | 4.80  | 5.00  | 4.90 |
| E                    | 5.80  | 6.20  | 6.00 |
| E1                   | 3.80  | 4.00  | 3.90 |
| e                    | --    | --    | 1.27 |
| h                    | 0.25  | 0.50  | --   |
| L                    | 0.41  | 1.27  | --   |
| L1                   | --    | --    | 1.04 |
| Ø                    | 0°    | 8°    | --   |
| All Dimensions in mm |       |       |      |

## Suggested Pad Layout

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

### SO-8 (Type TH)



| Dimensions | Value (in mm) |
|------------|---------------|
| C          | 1.27          |
| C1         | 5.20          |
| X          | 0.60          |
| Y          | 2.20          |

Note: For high voltage applications, the appropriate industry sector guidelines should be considered with regards to creepage and clearance distances between device Terminals and PCB tracking.

# IMPORTANT NOTICE

1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

[www.diodes.com](http://www.diodes.com)

OBSOLETE - PART DISCONTINUED