## **TABLE OF CONTENTS**

Features
Applications1
Functional Block Diagram1
General Description1
Revision History
Specifications
Electrical Characteristics—5 V Operation
Electrical Characteristics—3.3 V Operation
Package Characteristics5
Insulation and Safety-Related Specifications5
Regulatory Information6
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation
Characteristics7
Recommended Operating Conditions 8
Absolute Maximum Ratings9

#### **REVISION HISTORY**

8/2017—Rev. I to Rev. J
Added $V_{\text{OA}}$ to $GND_{\text{A}}$ Negative Transient Parameter, $V_{\text{OB}}$ to $GND_{\text{B}}$
Negative Transient Parameter, and Endnote 4, Table 119

3/2017—Rev. H to Rev. I
Changes to Table 1411
1/2017—Rev. G to Rev. H
Changes to Table 13 10
11/2015—Rev. F to Rev. G
Changes to Power Consumption Section
7/2015—Rev. E to Rev. F

Changes to Features Section	
Changes to Table 6 and Table 7	
Changes to Power Consumption Section 17	

#### 11/2014—Rev. D to Rev. E

Changes to Features Section and General Description	
Section	1
Changes to Table 5	5
Changes to Regulatory Information Section, Table 6, and	
Table 7	6
Changes to Table 8 and Table 9	7

#### 4/2014-Rev. C to Rev. D

Changes to Applications Section	.1
Changes to Insulation Lifetime Section	18
Changes to Ordering Guide	20

ESD Caution	9
Pin Configuration and Function Descriptions	11
Typical Performance Characteristics	12
Applications Information	15
PC Board Layout	15
Propagation Delay-Related Parameters	15
Thermal Limitations and Switch Load Characteris	stics 15
Output Load Characteristics	15
Boot-Strapped Half-Bridge Operation	16
DC Correctness and Magnetic Field Immunity	
Power Consumption	17
Insulation Lifetime	
Outline Dimensions	19
Ordering Guide	20
Automotive Products	

#### 12/2013—Rev. B to Rev. C

#### 5/2013—Rev. A to Rev. B

Added $V_{DDA}$ , $V_{DDB}$ Rise Time of 0.5 V/µs; Table 10	8
Changes to Figure 22	

#### 1/2013—Rev. 0 to Rev. A

Added Automotive Information (Throughout)	1
Updated Safety and Regulatory Approvals (Throughout)	1
Changed High-Side to Low-Side Differential from 700 $V_{\text{DCPE}}$	AK
to 800 V peak	1
Added ROA, ROB Minimum and Maximum Values, Table 1	3
Added ROA, ROB Minimum and Maximum Values, Table 2	4
Changes to Table 13	. 10
Changes to Figure 19	. 15
Added Boot-Strapped Half Bridge Operation Section and	
Figure 22; Renumbered Sequentially	. 16
Changes to Ordering Guide	. 20

#### 5/2012—Revision 0: Initial Version

## SPECIFICATIONS

#### **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All voltages are relative to their respective ground.  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 18 \text{ V}$ , unless stated otherwise. All minimum/ maximum specifications apply over  $T_J = -40^{\circ}$ C to 125°C. All typical specifications are at  $T_J = 25^{\circ}$ C,  $V_{DD1} = 5 \text{ V}$ ,  $V_{DD2} = 12 \text{ V}$ . Switching specifications are tested with CMOS signal levels.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, Quiescent	I <sub>DDI(Q)</sub>		1.4	2.4	mA	
Output Supply Current, Per Channel, Quiescent	I <sub>DDO(Q)</sub>		2.3	3.2	mA	
Supply Current at 1 MHz						
V <sub>DD1</sub> Supply Current	IDD1(Q)		1.6	2.5	mA	Up to 1 MHz, no load
VDDA/VDDB Supply Current	IDDA/IDDB(Q)		5.6	8.0	mA	Up to 1 MHz, no load
Input Currents	Iia, Iib	-1	+0.01	+1	μΑ	$0 \le V_{IA}, V_{IB} \le V_{DD1}$
Logic High Input Threshold	VIH	$0.7 \times V_{\text{DD1}}$			V	
Logic Low Input Threshold	VIL			$0.3 \times V_{\text{DD1}}$	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub>	V <sub>DD2</sub> - 0.1	$V_{DD2}$		V	$I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.15	v	$I_{Ox} = +20 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout, VDD2 Supply						
Positive Going Threshold	V <sub>DD2UV+</sub>		4.1	4.4	V	A-grade
Negative Going Threshold	V <sub>DD2UV</sub> -	3.2	3.6		V	A-grade
Hysteresis	V <sub>DD2UVH</sub>		0.5		V	A-grade
Positive Going Threshold	V <sub>DD2UV+</sub>		6.9	7.4	v	B-grade
Negative Going Threshold	V <sub>DD2UV</sub> -	5.7	6.2		v	B-grade
Hysteresis	V <sub>DD2UVH</sub>		0.7		v	B-grade
Positive Going Threshold	V <sub>DD2UV+</sub>		10.5	11.1	v	C-grade
Negative Going Threshold	V <sub>DD2UV</sub> -	8.9	9.6		v	C-grade
Hysteresis	V <sub>DD2UVH</sub>		0.9		V	C-grade
Output Short-Circuit Pulsed Current <sup>1</sup>	IOA(SC), IOB(SC)	2.0	4.0		А	$V_{DD2} = 12 V$
Output Pulsed Source Resistance	R <sub>OA</sub> , R <sub>OB</sub>	0.3	1.1	3.0	Ω	$V_{DD2} = 12 V$
Output Pulsed Sink Resistance	Roa, Rob	0.3	0.6	3.0	Ω	$V_{DD2} = 12 V$
THERMAL SHUTDOWN TEMPERATURES						
Junction Temperature Shutdown, Rising Edge	T <sub>JR</sub>		150		°C	
Junction Temperature Shutdown, Falling Edge	TJF		140		°C	
SWITCHING SPECIFICATIONS						
Pulse Width <sup>2</sup>	PW	50			ns	$C_L = 2 nF, V_{DD2} = 12 V$
Maximum Data Rate <sup>3</sup>		1			MHz	$C_L = 2 nF, V_{DD2} = 12 V$
Propagation Delay <sup>4</sup>	t <sub>DHL</sub> , t <sub>DLH</sub>	31	43	54	ns	$C_L = 2 nF$ , $V_{DD2} = 12 V$ ; see Figure 20
ADuM3223A/ADuM4223A	t <sub>DHL</sub> , t <sub>DLH</sub>	35	47	59	ns	$C_L = 2 nF, V_{DD2} = 4.5 V;$ see Figure 20
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			12	ns	$C_L = 2 nF, V_{DD2} = 12 V$ ; see Figure 20
Channel-to-Channel Matching <sup>6</sup>	<b>t</b> PSKCD		1	5	ns	$C_L = 2 \text{ nF}, V_{DD2} = 12 \text{ V}; \text{ see Figure } 20$
-	t <sub>PSKCD</sub>		1	7	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}; \text{ see Figure } 20$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	6	12	18	ns	$C_L = 2 \text{ nF}, V_{DD2} = 12 \text{ V}; \text{ see Figure } 20$
Dynamic Input Supply Current Per Channel	I <sub>DDI(D)</sub>		0.05		mA/Mbps	$V_{DD2} = 12 V$
Dynamic Output Supply Current Per Channel	DDO(D)		1.65		mA/Mbps	$V_{DD2} = 12 V$
Refresh Rate	fr		1.2		Mbps	

<sup>1</sup> Short-circuit duration less than 1 µs. Average power must conform to the limit shown under the Absolute Maximum Ratings.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

<sup>4</sup> t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>IH</sub>, to the output rising 10% level of the V<sub>ox</sub> signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>IL</sub>, to the output falling 90% threshold of the V<sub>ox</sub> signal. See Figure 20 for waveforms of propagation delay parameters.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>DLH</sub> and/or t<sub>DHL</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters.

<sup>6</sup> Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels.

#### **ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All voltages are relative to their respective ground. 3.0 V  $\leq$  V<sub>DD1</sub>  $\leq$  3.6 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  18 V, unless stated otherwise. All minimum/ maximum specifications apply over T<sub>J</sub> = -40°C to 125°C. All typical specifications are at T<sub>J</sub> = 25°C, V<sub>DD1</sub> = 3.3 V, V<sub>DD2</sub> = 12 V. Switching specifications are tested with CMOS signal levels.

Table 2.
----------

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, Quiescent	I <sub>DDI(Q)</sub>		0.87	1.4	mA	
Output Supply Current, Per Channel, Quiescent	I <sub>DDO(Q)</sub>		2.3	3.2	mA	
Supply Current at 1 MHz						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.1	1.5	mA	Up to 1 MHz, no load
VDDA/VDDB Supply Current	IDDA/IDDB(Q)		5.6	8.0	mA	Up to 1 MHz, no load
Input Currents	Iia, Iib	-10	+0.01	+10	μA	$0 \le V_{IA}, V_{IB} \le V_{DD1}$
Logic High Input Threshold	VIH	$0.7 \times V_{\text{DD1}}$			V	
Logic Low Input Threshold	VIL			$0.3 \times V_{\text{DD1}}$	V	
Logic High Output Voltages	$V_{OAH}$ , $V_{OBH}$	$V_{DD2} - 0.1$	$V_{DD2}$		V	$I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub>		0.0	0.15	V	$I_{Ox} = +20 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout, VDD2 Supply						
Positive Going Threshold	V <sub>DD2UV+</sub>		4.1	4.4	V	A-grade
Negative Going Threshold	V <sub>DD2UV</sub> -	3.2	3.6		V	A-grade
Hysteresis	V <sub>DD2UVH</sub>		0.5		V	A-grade
Positive Going Threshold	V <sub>DD2UV+</sub>		6.9	7.4	V	B-grade
Negative Going Threshold	V <sub>DD2UV</sub> -	5.7	6.2		V	B-grade
Hysteresis	V <sub>DD2UVH</sub>		0.7		V	B-grade
Positive Going Threshold	V <sub>DD2UV+</sub>		10.5	11.1	V	C-grade
Negative Going Threshold	V <sub>DD2UV</sub> -	8.9	9.6		V	C-grade
Hysteresis	V <sub>DD2UVH</sub>		0.9		V	C-grade
Output Short-Circuit Pulsed Current <sup>1</sup>	IOA(SC), IOB(SC)	2.0	4.0		А	$V_{DD2} = 12 V$
Output Pulsed Source Resistance	Roa, Rob	0.3	1.1	3.0	Ω	$V_{DD2} = 12 V$
Output Pulsed Sink Resistance	Roa, Rob	0.3	0.6	3.0	Ω	$V_{DD2} = 12 V$
THERMAL SHUTDOWN TEMPERATURE						
Junction Temperature Shutdown, Rising Edge	T <sub>JR</sub>		150		°C	
Junction Temperature Shutdown, Falling Edge	TJF		140		°C	
SWITCHING SPECIFICATIONS						
Pulse Width <sup>2</sup>	PW	50			ns	$C_L = 2 nF, V_{DD2} = 12 V$
Maximum Data Rate <sup>3</sup>		1			MHz	$C_L = 2 nF, V_{DD2} = 12 V$
Propagation Delay <sup>4</sup>	t <sub>DHL</sub> , t <sub>DLH</sub>	35	47	59	ns	$C_L = 2 \text{ nF}, V_{DD2} = 12 \text{ V}, \text{ see Figure 20}$
ADuM3223A/ADuM4223A	t <sub>DHL</sub> , t <sub>DLH</sub>	37	51	65	ns	$C_L = 2 nF, V_{DD2} = 4.5 V$ , see Figure 20
Propagation Delay Skew <sup>5</sup>	<b>t</b> <sub>PSK</sub>			12	ns	$C_L = 2 nF$ , $V_{DD2} = 12 V$ , see Figure 20
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD</sub>		1	5	ns	$C_L = 2 nF, V_{DD2} = 12 V$ , see Figure 20
-	<b>t</b> <sub>PSKCD</sub>		1	7	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}, \text{ see Figure } 2000 \text{ sec.}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	6	12	22	ns	$C_L = 2 \text{ nF}, V_{DD2} = 12 \text{ V}, \text{ see Figure 20}$
Dynamic Input Supply Current Per Channel	I <sub>DDI(D)</sub>		0.05		mA/Mbps	V <sub>DD2</sub> = 12 V
Dynamic Output Supply Current Per Channel	I <sub>DDO(D)</sub>		1.65		mA/Mbps	$V_{DD2} = 12 V$
Refresh Rate	fr		1.1		Mbps	

<sup>1</sup> Short-circuit duration less than 1 µs. Average power must conform to the limit shown under the Absolute Maximum Ratings.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

<sup>4</sup> t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>H</sub>, to the output rising 10% level of the V<sub>OX</sub> signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>L</sub>, to the output falling 90% threshold of the V<sub>OX</sub> signal. See Figure 20 for waveforms of propagation delay parameters.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>DLH</sub> and/or t<sub>DHL</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters.

<sup>6</sup> Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels.

#### PACKAGE CHARACTERISTICS

#### Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output)	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input-to-Output)	CI-O		2.0		pF	f = 1 MHz
Input Capacitance	Cı		4.0		pF	
IC Junction-to-Ambient Thermal Resistance						
ADuM3223	θ <sub>JA</sub>		76		°C/W	
ADuM4223	θ <sub>JA</sub>		45		°C/W	
IC Junction-to-Case Thermal Resistance						
ADuM3223	θ <sub>JC</sub>		42		°C/W	
ADuM4223	θις		29		°C/W	

#### INSULATION AND SAFETY-RELATED SPECIFICATIONS

#### ADuM3223

Table 4.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		3000	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.0 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	4.0 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		П		Material Group (DIN VDE 0110, 1/89, Table 1)

#### ADuM4223

Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.6 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	7.6 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		П		Material Group (DIN VDE 0110, 1/89, Table 1)

#### **REGULATORY INFORMATION**

The ADuM3223 is approved or pending approval by the organizations listed in Table 6.

#### Table 6.

1 4010 01		
UL	CSA	VDE
Recognized under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup>
Single/Protection 3000 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms (537 V peak) maximum working voltage	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM3223 is proof tested by applying an insulation test voltage  $\geq$  3600 V rms for 1 second (current leakage detection limit = 6 µA). <sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM3223 is proof tested by applying an insulation test voltage  $\geq$  1050 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

The ADuM4223 is approved or pending approval by the organizations listed in Table 7.

Table 7.

UL	CSA	CQC	VDE
Recognized Under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Approved under CQC11-471543-2012	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006- 12 <sup>2</sup>
Single/Protection 5000 V rms Isolation Voltage	Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms (537 V peak) maximum working voltage; basic insulation per CSA 60950-1-07 and IEC 60950-1, 760 V rms (1074 V peak) maximum working voltage	Reinforced insulation per GB4943.1-2011, 380 V rms (537 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m; basic insulation per GB4943.1-2011, 600 V rms (848 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	Reinforced insulation, 849 V peak
File E214100	File 205078	File CQC14001108627	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM4223 is proof tested by applying an insulation test voltage  $\geq$  6000 V rms for 1 second (current leakage detection limit = 10 µA). <sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM4223 is proof tested by applying an insulation test voltage  $\geq$  1592 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

#### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

#### Table 8. ADuM3223 VDE Characteristics

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	672	V peak
Highest Allowable Overvoltage		VIOTM	4242	V peak
Surge Isolation Voltage	$V_{PEAK} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	VIOSM	6000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Maximum Junction Temperature		Ts	150	°C
Safety Total Dissipated Power		Ps	1.64	W
Insulation Resistance at Ts	$V_{10} = 500 V$	Rs	>109	Ω

#### Table 9. ADuM4223 VDE Characteristics

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	849	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1592	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$		
After Environmental Tests Subgroup 1			1273	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1018	V peak
Highest Allowable Overvoltage		VIOTM	7071	V peak
Surge Isolation Voltage	$V_{PEAK} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	VIOSM	6000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Maximum Junction Temperature		Ts	150	°C
Safety Total Dissipated Power		Ps	2.77	W
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 2. ADuM3223 Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10




Figure 3. ADuM4223 Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

#### **RECOMMENDED OPERATING CONDITIONS**

#### Table 10.

14010-10.				
Parameter	Symbol	Min	Max	Unit
Operating Junction Temperature	Τι	-40	+125	°C
Supply Voltages <sup>1</sup>				
	V <sub>DD1</sub>	3.0	5.5	V
	V <sub>DDA</sub> , V <sub>DDB</sub>	4.5	18	V
V <sub>DD1</sub> Rise Time	T <sub>VDD1</sub>		1	V/µs
Vdda, Vddb Rise Time	Tvdda, Tvddb		10	V/µs
Maximum Input Signal Rise and Fall Times	Τνία, Τνίβ		1	ms
Common-Mode Transient Immunity, Static <sup>2</sup>		-50	+50	kV/μs
Common-Mode Transient Immunity, Dynamic <sup>3</sup>		-25	+25	kV/μs

<sup>1</sup> All voltages are relative to their respective ground. See the Applications Information section for information on immunity to external magnetic fields.

 $^2$  Static common-mode transient immunity is defined as the largest dv/dt between GND<sub>1</sub> and GND<sub>A</sub>/GND<sub>B</sub>, with inputs held either high or low such that the output voltage remains either above 0.8 × V<sub>DD2</sub> for V<sub>IA</sub>/V<sub>IB</sub> = high or 0.8 V for V<sub>IA</sub>/V<sub>IB</sub> = low. Operation with transients above the recommended levels may cause momentary data upsets.

<sup>3</sup> Dynamic common-mode transient immunity is defined as the largest dv/dt between GND<sub>1</sub> and GND<sub>A</sub>/GND<sub>B</sub>, with the switching edge coincident with the transient test pulse. Operation with transients above the recommended levels may cause momentary data upsets.

## **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 11.

Parameter	Symbol	Rating
Storage Temperature	T <sub>ST</sub>	-55°C to +150°C
Operating Junction Temperature	۲	–40°C to +150°C
Supply Voltages <sup>1</sup>	V <sub>DD1</sub>	–0.5 V to +7.0 V
	VDDA, VDDB	–0.5 V to +20 V
Input Voltage <sup>1</sup>	V <sub>IA</sub> , V <sub>IB</sub> , DISABLE	-0.5 V to V <sub>DD1</sub> + 0.5 V
Output Voltage <sup>1</sup>	V <sub>OA</sub>	-0.5 V to V <sub>DDA</sub> + 0.5 V
	V <sub>OB</sub>	-0.5 V to V <sub>DDB</sub> + 0.5 V
Average Output Current, per Pin <sup>2</sup>	lo	–35 mA to +35 mA
V <sub>OA</sub> to GND <sub>A</sub> Negative Transient⁴	Voa	–2 V for 100 ns
V <sub>OB</sub> to GND <sub>B</sub> Negative Transient⁴	V <sub>OB</sub>	–2 V for 100 ns
Common-Mode Transients <sup>3</sup>	CM <sub>H</sub> , CM∟	–100 kV/μs to +100 kV/μs

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> See Figure 2 and Figure 3 for information on maximum allowable current for various temperatures.

<sup>3</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating can cause latch-up or permanent damage.

<sup>4</sup> Applies to non-automotive grade parts only.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform	1131	V peak 50-year minimum lifetime	
DC Voltage	1131	V peak	50-year minimum lifetime

#### Table 12. Maximum Continuous Working Voltage<sup>1</sup>


<sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

DISABLE <sup>2</sup>	V <sub>IA</sub> Input	V⊪ Input	V <sub>DD1</sub> State	V <sub>DDA</sub> /V <sub>DDB</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
L	L	L	Powered	Powered	L	L	
L	L	Н	Powered	Powered	L	н	
L	н	L	Powered	Powered	н	L	
L	н	Н	Powered	Powered	н	н	
Н	Х	Х	Powered	Powered	L	L	
L	L	L	Unpowered	Powered	L	L	Outputs return to the input state within 1 $\mu$ s of V <sub>DD1</sub> power restoration.
x	х	х	Powered	Unpowered	L	L	Outputs return to the input state within 50 $\mu$ s of V <sub>DDA</sub> /V <sub>DDB</sub> power restoration.

#### Table 13. Truth Table ADuM3223/ADuM4223 (Positive Logic)<sup>1</sup>

 $^1$  X means don't care, L means low, and H means high.  $^2$  Reaction to DISABLE is approximately one propagation delay.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




#### Table 14. ADuM3223/ADuM4223 Pin Function Descriptions


Pin No. <sup>1</sup>	Mnemonic	Description				
1	VIA	Logic Input A.				
6, 7, 12, 13	NC	No Connect. Do not connect to this pin				
2	VIB	Logic Input B.				
3, 8	V <sub>DD1</sub>	Input Supply Voltage.				
4	GND <sub>1</sub>	Ground Reference for Input Logic Signals.				
5	DISABLE	Input Disable. When this pin is high, it disables the isolator inputs setting outputs to a low state. The reaction to the DISABLE pin signal is approximately equal to the normal propagation delay.				
9	GND <sub>B</sub>	Ground Reference for Output B.				
10	Vob	Output B.				
11	V <sub>DDB</sub>	Output B Supply Voltage.				
14	GNDA	Ground Reference for Output A.				
15	V <sub>OA</sub>	Output A.				
16	V <sub>DDA</sub>	Output A Supply Voltage.				

 $^1$  Pin 3 and Pin 8 are internally connected; connecting both pins to supply  $V_{\text{DD1}}$  is recommended.

For specific layout guidelines, refer to the AN-1109 Application Note, Recommendations for Control of Radiated Emissions with iCoupler Devices.

## **TYPICAL PERFORMANCE CHARACTERISTICS**








Figure 6. Output Matching and Rise Time Waveforms for 2 nF Load with 12 V Output Supply




Figure 7. Typical ADuM3223 Maximum Load vs. Frequency ( $R_G = 1 \Omega$ )






Figure 8. Typical ADuM4223 Maximum Load vs. Frequency ( $R_G = 1 \Omega$ )









Figure 10. Typical IDDA, IDDB Supply Current vs. Frequency with 2 nF Load

## **Data Sheet**






Figure 14. Typical Rise/Fall Time Variation vs. Output Supply Voltage




Figure 15. Typical Propagation Delay, Channel-to-Channel Matching vs. Output Supply Voltage




Figure 16. Typical Propagation Delay, Channel-to-Channel Matching vs. Temperature,  $V_{DDA}$ ,  $V_{DDB} = 12 V$ 

## ADuM3223/ADuM4223




Figure 17. Typical Output Resistance vs. Output Supply Voltage





Figure 18. Typical Output Current vs. Output Supply Voltage

# APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM3223/ADuM4223 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins, as shown in Figure 19. Use a small ceramic capacitor with a value between 0.01  $\mu$ F and 0.1  $\mu$ F to provide a good high frequency bypass. On the output power supply pin, V<sub>DDA</sub> or V<sub>DDB</sub>, it is also recommended to add a 10  $\mu$ F capacitor to provide the charge required to drive the gate capacitance at the ADuM3223/ADuM4223 outputs. On the output supply pin, the bypass capacitor use of vias must be avoided or multiple vias must be employed to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 5 mm.



#### **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. The ADuM3223/ADuM4223 specify  $t_{DLH}$ (see Figure 20) as the time between the rising input high logic threshold,  $V_{IH}$ , to the output rising 10% threshold. Likewise, the falling propagation delay,  $t_{DHL}$ , is defined as the time between the input falling logic low threshold,  $V_{IL}$ , and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, which is the industry standard for gate drivers.




Figure 20. Propagation Delay Parameters

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM3223/ADuM4223 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM3223/ ADuM4223 components operating under the same conditions.

## THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the part, and heat is, therefore, dissipated mainly through the package pins.

Package thermal dissipation limits the performance of switching frequency vs. output load, as illustrated in Figure 7 and Figure 8 for the maximum load capacitance that can be driven with a 1  $\Omega$  series gate resistance for different values of output voltage. For example, this curve shows that a typical ADuM3223 can drive a large MOSFET with 140 nC gate charge at 8 V output (which is equivalent to a 17 nF load) up to a frequency of about 300 kHz.

Each of the ADuM3223/ADuM4223 isolator outputs has a thermal shutdown protection function, which sets an output to a logic low when the rising junction temperature typically reaches 150°C, and turns back on after the junction temperature falls from the shutdown by approximately 10°C.

#### **OUTPUT LOAD CHARACTERISTICS**

The ADuM3223/ADuM4223 output signals depend on the characteristics of the output load, which is typically an N-channel MOSFET. The driver output response to an N-channel MOSFET load can be modeled with a switch output resistance ( $R_{SW}$ ), an inductance due to the printed circuit board trace ( $L_{TRACE}$ ), a series gate resistor ( $R_{GATE}$ ), and a gate-to-source capacitance ( $C_{GS}$ ), as shown in Figure 21.




Figure 21. RLC Model of the Gate of an N-Channel MOSFET

R<sub>SW</sub> is the switch resistance of the internal ADuM3223/ADuM4223 driver output, which is about 1.1  $\Omega$ . R<sub>GATE</sub> is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver has a typical intrinsic gate resistance of about 1  $\Omega$  and a gate-to-source capacitance, C<sub>GS</sub>, of between 2 nF and 10 nF. L<sub>TRACE</sub> is the inductance of the printed circuit board trace, typically a value of 5 nH or less for a well-designed layout with a very short and wide connection from the ADuM3223/ADuM4223 output to the gate of the MOSFET.

The following equation defines the Q factor of the RLC circuit, which indicates how the ADuM3223/ADuM4223 output responds to a step change. For a well-damped output, Q is less than 1. Adding a series gate resistance dampens the output response.

$$Q = \frac{1}{(R_{SW} + R_{GATE})} \times \sqrt{\frac{L_{TRACE}}{C_{GS}}}$$

In Figure 5, the ADuM3223/ADuM4223 output waveforms for a 12 V output are shown for a C<sub>GS</sub> of 2 nF. Note the small amount of ringing of the output in Figure 5 with C<sub>GS</sub> of 2 nF, R<sub>SW</sub> of 1.1  $\Omega$ , R<sub>GATE</sub> of 0  $\Omega$ , and a calculated Q factor of 0.75, where less than 1 is desired for good damping.

Output ringing can be reduced by adding a series gate resistance to dampen the response. For applications of less than 1 nF load, it is recommended to add a series gate resistor of about  $2 \Omega$  to  $5 \Omega$ .

#### **BOOT-STRAPPED HALF-BRIDGE OPERATION**

The ADuM3223/ADuM4223 are well suited to the operation of two output gate signals that are referenced to separate grounds, as in the case of a half-bridge configuration. Because isolated auxiliary supplies are often expensive, it is beneficial to reduce the amount of supplies. One method to perform this is to use a boot-strap configuration for the high-side supply of the ADuM3223/ADuM4223. In this topology, the decoupling capacitor, C<sub>A</sub>, acts as the energy storage for the high-side supply, and is filled whenever the low-side switch is closed, bringing  $GND_A$  to  $GND_B$ . During the charging time of  $C_A$ , the dv/dt of the V<sub>DDA</sub> voltage must be controlled to reduce the possibility of glitches on the output. Keeping the dv/dt below 10 V/µs is recommended for the ADuM3223/ADuM4223. This can be controlled by introducing a series resistance, RBOOT, into the charging path of CA. As an example, if VAUX is 12 V, CA has a total capacitance of 10  $\mu$ F, and the forward voltage drop of the bootstrap diode is 1 V:

$$R_{BOOT} = \frac{V_{AUX} - V_{D_{BOOT}}}{C_A \times dv/_{At}} = \frac{12 V - 1 V}{10 \,\mu\text{F} \times 10 \,\text{V}/\mu s} = 0.11 \Omega$$

#### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 1  $\mu$ s at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no internal pulses for more than about 3  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. In addition, the outputs are in a low default state while the power is coming up before the UVLO threshold is crossed.

The ADuM3223/ADuM4223 is immune to external magnetic fields. The limitation on the ADuM3223/ADuM4223 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3223/ADuM4223 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \Sigma \pi r_n^2, n = 1, 2, ..., N$$

where:

 $\beta$  is the magnetic flux density (gauss). N is the number of turns in the receiving coil.  $r_n$  is the radius of the nth turn in the receiving coil (cm).




Figure 22. Circuit of Bootstrapped Half-Bridge Operation

## Data Sheet

Given the geometry of the receiving coil in the ADuM3223/ ADuM4223 and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 23.




Figure 23. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.08 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3223/ADuM4223 transformers. Figure 24 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3223/ADuM4223 are immune and only can be affected by extremely large currents operated at a high frequency and very close to the component. For the 1 MHz example, a 0.2 kA current must be placed 5 mm away from the ADuM3223/ADuM4223 to affect the component's operation.




Figure 24. Maximum Allowable Current for Various Current-to-ADuM3223/ADuM4223 Spacings

#### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM3223/ ADuM4223 isolator is a function of the supply voltage, channel data rate, and channel output load.

During the driving of a MOSFET gate, the driver must dissipate power. This power is not insignificant and can lead to thermal shutdown (TSD) if considerations are not made. The gate of a MOSFET can be simulated approximately as a capacitive load. Due to Miller capacitance and other nonlinearities, it is common practice to take the stated input capacitance, C<sub>ISS</sub>, of a given MOSFET and multiply it by a factor of 5 to arrive at a conservative estimate to approximate the load being driven. With this value, the estimated total power dissipation per channel due to switching action is given by

 $P_{DISS} = C_{EST} \times (V_{DDx})^2 \times f_S$ 

where:

 $C_{EST} = C_{ISS} \times 5.$ *f*s is the switching frequency.

Alternately, use the gate charge to obtain a more precise value for  $\ensuremath{P_{\text{DISS}}}$  .

$$P_{DISS} = Q_{GATE} \times V_{DDx} \times f_S$$

where:

 $Q_{GATE}$  is the gate charge for the MOSFET. *fs* is the switching frequency.

This power dissipation is shared between the internal on

resistances of the internal gate driver switches and the external gate resistances, R<sub>GON</sub> and R<sub>GOFF</sub>. The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within the ADuM3223/ADuM4223 chips per channel.

 $P_{DISS\_IC} = P_{DISS} \times \frac{1}{2} \times (R_{DSON\_P}/(R_{EXT\_X} + R_{DSON\_P}) + R_{DSON\_N}/(R_{EXT\_X} + R_{DSON\_N}))$ 

Taking the power dissipation found inside the chip and multiplying it by  $\theta_{IA}$  gives the rise above ambient temperature that the ADuM3223/ADuM4223 experiences, multiplied by two to reflect that there are two channels.

 $T_J = \theta_{JA} \times 2 \times P_{DISS\_IC} + T_{AMB}$ 

For the device to remain within specification,  $T_1$  must not exceed 125°C. If  $T_1$  exceeds 150°C (typical), the device enters TSD.

Quiescent power dissipation may also be added to give a more accurate number for temperature rise, but the switching power losses are often the largest source of power dissipation, and quiescent losses can often be ignored. To calculate the total supply current, the quiescent supply currents for each input and output channel corresponding to  $I_{DDI(Q)}$ ,  $I_{DDA(Q)}$ , and  $I_{DDB(Q)}$  are added. The full equation for the  $T_J$  becomes

 $T_{J} = \theta_{JA} \times (2 \times P_{DISS\_IC} + V_{DDI} \times I_{DD1(Q)} + V_{DDA} \times I_{DDA(Q)} + V_{DDB} \times I_{DDB(Q)}) + T_{AMB}$ 

Figure 9 provides total input  $I_{DD1}$  supply current as a function of data rate for both input channels. Figure 10 provides total  $I_{DDA}$  or  $I_{DDB}$  supply current as a function of data rate for both outputs loaded with 2 nF capacitance.

#### **INSULATION LIFETIME**


All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3223/ ADuM4223.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.


The values shown in Table 12 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM3223/ADuM4223 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 25, Figure 26, and Figure 27 illustrate these different isolation voltage waveforms. A bipolar ac voltage environment is the worst case for the *i*Coupler products and is the 50-year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. Any crossinsulation voltage waveform that does not conform to Figure 26 or Figure 27 must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed in Table 12.

Note that the voltage presented in Figure 26 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



## **OUTLINE DIMENSIONS**



#### **ORDERING GUIDE**

Model <sup>1, 2</sup>	No. of Channels	Output Peak Current (A)	Minimum Output Voltage (V)	Temperature Range	Package Description	Package Option	Ordering Quantity
ADuM3223ARZ	2	4	4.5	-40°C to +125°C	16-Lead SOIC_N	R-16	
ADuM3223ARZ-RL7	2	4	4.5	-40°C to +125°C	16-Lead SOIC_N, 7" Tape and Reel	R-16	1,000
ADuM3223BRZ	2	4	7.5	-40°C to +125°C	16-Lead SOIC_N	R-16	
ADuM3223BRZ-RL7	2	4	7.5	-40°C to +125°C	16-Lead SOIC_N, 7" Tape and Reel	R-16	1,000
ADuM3223CRZ	2	4	11.5	-40°C to +125°C	16-Lead SOIC_N	R-16	
ADuM3223CRZ-RL7	2	4	11.5	-40°C to +125°C	16-Lead SOIC_N, 7" Tape and Reel	R-16	1,000
ADuM3223WARZ	2	4	4.5	-40°C to +125°C	16-Lead SOIC_N	R-16	
ADuM3223WARZ-RL7	2	4	4.5	-40°C to +125°C	16-Lead SOIC_N, 7" Tape and Reel	R-16	1,000
ADuM3223WBRZ	2	4	7.5	-40°C to +125°C	16-Lead SOIC_N	R-16	
ADuM3223WBRZ-RL7	2	4	7.5	-40°C to +125°C	16-Lead SOIC_N, 7" Tape and Reel	R-16	1,000
ADuM3223WCRZ	2	4	11.5	-40°C to +125°C	16-Lead SOIC_N	R-16	
ADuM3223WCRZ-RL7	2	4	11.5	-40°C to +125°C	16-Lead SOIC_N, 7" Tape and Reel	R-16	1,000
ADuM4223ARWZ	2	4	4.5	-40°C to +125°C	16-Lead SOIC_W	RW-16	
ADuM4223ARWZ-RL	2	4	4.5	-40°C to +125°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16	1,000
ADuM4223BRWZ	2	4	7.5	-40°C to +125°C	16-Lead SOIC_W	RW-16	
ADuM4223BRWZ-RL	2	4	7.5	-40°C to +125°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16	1,000
ADuM4223CRWZ	2	4	11.5	-40°C to +125°C	16-Lead SOIC_W	RW-16	
ADuM4223CRWZ-RL	2	4	11.5	-40°C to +125°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16	1,000
ADuM4223WARWZ	2	4	4.5	-40°C to +125°C	16-Lead SOIC_W	RW-16	
ADuM4223WARWZ-RL	2	4	4.5	-40°C to +125°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16	1,000
ADuM4223WBRWZ	2	4	7.5	-40°C to +125°C	16-Lead SOIC_W	RW-16	
ADuM4223WBRWZ-RL	2	4	7.5	-40°C to +125°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16	1,000
ADuM4223WCRWZ	2	4	11.5	-40°C to +125°C	16-Lead SOIC_W	RW-16	
ADuM4223WCRWZ-RL	2	4	11.5	-40°C to +125°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16	1,000
EVAL-ADuM3223AEBZ	2	4	4.5	-40°C to +125°C	ADuM3223 evaluation board		
EVAL-ADuM4223AEBZ	2	4	4.5	-40°C to +125°C	ADuM4223 evaluation board		

<sup>1</sup> Z = RoHS Compliant Part.

 $^{2}$  W = Qualified for Automotive Applications.

#### **AUTOMOTIVE PRODUCTS**

The ADuM3223W and ADuM4223W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

©2012–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10450-0-8/17(J)



Rev. J | Page 20 of 20

www.analog.com