

ADP3303-xx—SPECIFICATIONS (@ $T_A = -20^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{IN} = 7\text{ V}$, $C_{IN} = 0.47\ \mu\text{F}$, $C_{OUT} = 0.47\ \mu\text{F}$, unless otherwise noted)¹

Parameter	Symbol	Conditions	Min	Typ	Max	Units
OUTPUT VOLTAGE ACCURACY	V_{OUT}	$V_{IN} = V_{OUTNOM} + 0.5\text{ V to } 12\text{ V}$ $I_L = 0.1\text{ mA to } 200\text{ mA}$ $T_A = +25^\circ\text{C}$	-0.8		+0.8	%
		$V_{IN} = V_{OUTNOM} + 0.5\text{ V to } 12\text{ V}$ $I_L = 0.1\text{ mA to } 200\text{ mA}$	-1.4		+1.4	%
LINE REGULATION	$\frac{\Delta V_O}{\Delta V_{IN}}$	$V_{IN} = V_{OUTNOM} + 0.5\text{ V to } 12\text{ V}$ $T_A = +25^\circ\text{C}$		0.01		mV/V
LOAD REGULATION	$\frac{\Delta V_O}{\Delta I_L}$	$I_L = 0.1\text{ mA to } 200\text{ mA}$ $T_A = +25^\circ\text{C}$		0.013		mV/mA
GROUND CURRENT	I_{GND}	$I_L = 200\text{ mA}$		1.5	4	mA
		$I_L = 0.1\text{ mA}$		0.25	0.4	mA
GROUND CURRENT IN DROPOUT	I_{GND}	$V_{IN} = 2.5\text{ V}$ $I_L = 0.1\text{ mA}$		1.12	2.5	mA
DROPOUT VOLTAGE	V_{DROD}	$V_{OUT} = 98\%$ of V_{OUTNOM}				
		$I_L = 200\text{ mA}$		0.18	0.4	V
		$I_L = 10\text{ mA}$		0.02	0.07	V
		$I_L = 1\text{ mA}$		0.003	0.03	V
SHUTDOWN THRESHOLD	V_{THSD}	ON	2.0			V
		OFF			0.3	V
SHUTDOWN PIN INPUT CURRENT	I_{SDIN}	$0 < V_{SD} < 5\text{ V}$			1	μA
		$5 \leq V_{SD} \leq 12\text{ V @ } V_{IN} = 12\text{ V}$			22	μA
GROUND CURRENT IN SHUTDOWN MODE	I_Q	$V_{SD} = 0$, $V_{IN} = 12\text{ V}$ $T_A = +25^\circ\text{C}$			1	μA
		$V_{SD} = 0$, $V_{IN} = 12\text{ V}$ $T_A = +85^\circ\text{C}$			5	μA
OUTPUT CURRENT IN SHUTDOWN MODE	I_{OSD}	$T_A = +25^\circ\text{C @ } V_{IN} = 12\text{ V}$			2.5	μA
		$T_A = +85^\circ\text{C @ } V_{IN} = 12\text{ V}$			4	μA
ERROR PIN OUTPUT LEAKAGE	I_{EL}	$V_{EO} = 5\text{ V}$			13	μA
ERROR PIN OUTPUT "LOW" VOLTAGE	V_{EOL}	$I_{SINK} = 400\ \mu\text{A}$		0.15	0.3	V
PEAK LOAD CURRENT	I_{LDPK}	$V_{IN} = V_{OUTNOM} + 1\text{ V}$		300		mA
OUTPUT NOISE @ 5 V OUTPUT	V_{NOISE}	$f = 10\text{ Hz-}100\text{ kHz}$ $C_{NR} = 0$ $C_{NR} = 10\text{ nF}$, $C_L = 10\ \mu\text{F}$		100		$\mu\text{V rms}$
				30		$\mu\text{V rms}$

NOTES

¹Ambient temperature of $+85^\circ\text{C}$ corresponds to a typical junction temperature of $+125^\circ\text{C}$ under typical full load test conditions.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Input Supply Voltage	−0.3 V to +16 V
Shutdown Input Voltage	−0.3 V to +16 V
Error Flag Output Voltage	−0.3 V to +16 V
Noise Bypass Pin Voltage	−0.3 V to +5 V
Power Dissipation	Internally Limited
Operating Ambient Temperature Range	−20°C to +85°C
Operating Junction Temperature Range	−20°C to +125°C
θ_{JA}	96°C/W
θ_{JC}	55°C/W
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range (Soldering 10 sec)	+300°C
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C

*This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged.

ORDERING GUIDE

Model	Output Voltage	Package Option*
ADP3303AR-2.7	2.7 V	SO-8
ADP3303AR-3	3.0 V	SO-8
ADP3303AR-3.2	3.2 V	SO-8
ADP3303AR-3.3	3.3 V	SO-8
ADP3303AR-5	5.0 V	SO-8

Contact the factory for the availability of other output voltage options.

*SO = Small Outline.

Other Members of anyCAP Family¹

Model	Output Current	Package Options ²	Comments
ADP3300	50 mA	SOT-23-6	High Accuracy
ADP3301	100 mA	SO-8	High Accuracy
ADP3302	100 mA	SO-8	Dual Output
ADP3307	100 mA	SOT-23-6	Small Size
ADP3308	50 mA	SOT-23-5	Improved LP2980
ADP3309	100 mA	SOT-23-5	Improved MIC5205

NOTES


¹See individual data sheets for detailed ordering information.

²SO = Small Outline, SOT = Surface Mount.

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1 & 2	OUT	Output of the Regulator. Bypass to ground with a 0.47 μ F or larger capacitor. Pins 1 and 2 must be connected together for proper operation.
3	NR	Noise Reduction Pin. Used for reduction of the output noise. (See text for details.) No connection if not used.
4	GND	Ground Pin.
5	\overline{SD}	Active Low Shutdown Pin. Connect to ground to disable the regulator output. When shutdown is not used, this pin should be connected to the input pin.
6	\overline{ERR}	Open Collector Output. Goes low to indicate that the output is about to go out of regulation.
7 & 8	IN	Regulator Input. Pins 7 and 8 must be connected together for proper operation.

PIN CONFIGURATION



CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3303 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ADP3303—Typical Performance Characteristics




Figure 2. Line Regulation: Output Voltage vs. Supply Voltage




Figure 3. Output Voltage vs. Load Current




Figure 4. Quiescent Current vs. Supply Voltage




Figure 5. Quiescent Current vs. Load Current




Figure 6. Output Voltage Variation % vs. Temperature




Figure 7. Quiescent Current vs. Temperature




Figure 8. Dropout Voltage vs. Output Current




Figure 9. Power-Up/Power-Down




Figure 10. Power-Up Transient




Figure 11. Line Transient Response




Figure 12. Line Transient Response




Figure 13. Load Transient for 10 mA to 200 mA Pulse




Figure 14. Load Transient for 10 mA to 200 mA Pulse




Figure 15. Short Circuit Current




Figure 16. Turn On




Figure 17. Turn Off




Figure 18. Power Supply Ripple Rejection




Figure 19. Output Noise Density

ADP3303

THEORY OF OPERATION

The new anyCAP LDO ADP3303 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2, which is varied to provide the available output voltage options. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.




Figure 20. Functional Block Diagram

A very high gain error amplifier is used to control this loop. The amplifier is constructed in such a way that at equilibrium it produces a large, temperature proportional input “offset voltage” that is repeatable and very well controlled. The temperature-proportional offset voltage is combined with the complementary diode voltage to form a “virtual bandgap” voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the tradeoff of noise sources that leads to a low noise design.

The R1, R2 divider is chosen in the same ratio as the bandgap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1, and a second divider consisting of R3 and R4, the values are chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider so that the error resulting from base current loading in conventional circuits is avoided.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole splitting arrangement to achieve reduced sensitivity to the value, type and ESR of the load capacitance.

Most LDOs place strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

This is no longer true with the ADP3303 anyCAP LDO. It can be used with virtually any capacitor, with no constraint on the minimum ESR. The innovative design allows the circuit to be stable with just a small 0.47 μF capacitor on the output. Additional advantages of the pole splitting scheme include superior line noise rejection and very high regulator gain, which leads to excellent line and load regulation. An impressive $\pm 1.4\%$ accuracy is guaranteed over line, load and temperature.

Additional features of the circuit include current limit, thermal shutdown and noise reduction. Compared to standard solutions that give warning after the output has lost regulation, the ADP3303 provides improved system performance by enabling the ERR Pin to give warning before the device loses regulation.

As the chip’s temperature rises above 165°C, the circuit activates a soft thermal shutdown, indicated by a signal low on the ERR Pin, to reduce the current to a safe level.

To reduce the noise gain of the loop, the node of the main divider network (a) is made available at the noise reduction (NR) pin, which can be bypassed with a small capacitor (10 nF–100 nF).

APPLICATION INFORMATION

Capacitor Selection

Output Capacitors: as with any micropower device, output transient response is a function of the output capacitance. The ADP3303 is stable with a wide range of capacitor values, types and ESR. A capacitor as low as 0.47 μF is all that is needed for stability; larger capacitors can be used if high output current surges are anticipated. The ADP3303 is stable with extremely low ESR capacitors ($\text{ESR} \approx 0$), such as Multilayer Ceramic Capacitors (MLCC) or OSCON.

Input Bypass Capacitor: an input bypass capacitor is not required; for applications where the input source is high impedance or far from the input pins, a bypass capacitor is recommended. Connecting a 0.47 μF capacitor from the input pins to ground reduces the circuit’s sensitivity to PC board layout. If a larger value output capacitor is used, then a larger value input capacitor is also recommended.

Noise Reduction

A noise reduction capacitor (C_{NR}) can be used to further reduce the noise by 6 dB–10 dB (Figure 21). Low leakage capacitors in the 10 nF–100 nF range provide the best performance. Since the noise reduction pin (NR) is internally connected to a high impedance node, any connection to this node should be carefully done to avoid noise pickup from external sources. The pad connected to this pin should be as small as possible. Long PC board traces are not recommended.




Figure 21. Noise Reduction Circuit

Thermal Overload Protection

The ADP3303 is protected against damage due to excessive power dissipation by its thermal overload protection circuit, which limits the die temperature to a maximum of 165°C. Under extreme conditions (i.e., high ambient temperature and power dissipation), where die temperature starts to rise above 165°C, the output current is reduced until the die temperature has dropped to a safe level. The output current is restored when the die temperature is reduced.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation should be externally limited so that junction temperatures will not exceed 125°C.

Calculating Junction Temperature

Device power dissipation is calculated as follows:

$$P_D = (V_{IN} - V_{OUT}) I_{LOAD} + (V_{IN}) I_{GND}$$

Where I_{LOAD} and I_{GND} are load current and ground current, V_{IN} and V_{OUT} are input and output voltages, respectively.

Assuming $I_{LOAD} = 200$ mA, $I_{GND} = 2$ mA, $V_{IN} = 7$ V and $V_{OUT} = 5.0$ V, device power dissipation is:

$$P_D = (7\text{ V} - 5\text{ V}) 200\text{ mA} + (7\text{ V}) 2\text{ mA} = 414\text{ mW}$$

The proprietary package used in ADP3303 has a thermal resistance of 96°C/W, significantly lower than a standard 8-lead SOIC package at 170°C/W.

Junction temperature above ambient temperature will be approximately equal to:

$$0.414\text{ W} \times 96^\circ\text{C/W} = 39.7^\circ\text{C}$$

To limit the maximum junction temperature to 125°C, maximum ambient temperature must be lower than:

$$T_{AMAX} = 125^\circ\text{C} - 40^\circ\text{C} = 85^\circ\text{C}$$

Printed Circuit Board Layout Consideration

All surface mount packages rely on the traces of the PC board to conduct heat away from the package.

In standard packages, the dominant component of the heat resistance path is the plastic between the die attach pad and the individual leads. In typical thermally enhanced packages, one or more of the leads are fused to the die attach pad, significantly decreasing this component. To make the improvement meaningful, however, a significant copper area on the PCB must be attached to these fused pins.

The patented thermal coastline lead frame design of the ADP3303 (Figure 22) uniformly minimizes the value of the dominant portion of the thermal resistance. It ensures that heat is conducted away by all pins of the package. This yields a very low, 96°C/W, thermal resistance for an SO-8 package, without any special board layout requirements, relying on the normal traces connected to the leads. The thermal resistance can be decreased by approximately an additional 10% by attaching a few square cm of copper area to the IN pin of the ADP3303.

It is not recommended to use solder mask or silkscreen on the PCB traces adjacent to the ADP3303's pins since it will increase the junction to ambient thermal resistance of the package.




Figure 22. Thermal Coastline

Error Flag Dropout Detector

The ADP3303 will maintain its output voltage over a wide range of load, input voltage and temperature conditions. If, for example, the output is about to lose regulation by reducing the supply voltage below the combined regulated output and dropout voltages, the ERR flag will be activated. The ERR output is an open collector, which will be driven low.

Once set, the $\overline{\text{ERR}}$ flag's hysteresis will keep the output low until a small margin of operating range is restored either by raising the supply voltage or reducing the load.

Shutdown Mode

Applying a TTL high signal to the shutdown ($\overline{\text{SD}}$) pin, or tying it to the input pin, will turn the output ON. Pulling $\overline{\text{SD}}$ down to 0.3 V or below, or tying it to ground, will turn the output OFF. In shutdown mode, quiescent current is reduced to much less than 1 μA .

APPLICATION CIRCUITS

Crossover Switch

The circuit in Figure 23 shows that two ADP3303s can be used to form a mixed supply voltage system. The output switches between two different levels selected by an external digital input. Output voltages can be any combination of voltages from the Ordering Guide.

ADP3303




Figure 23. Crossover Switch

Higher Output Current

The ADP3303 can source up to 200 mA without any heatsink or pass transistor. If higher current is needed, an appropriate pass transistor can be used, as in Figure 24, to increase the output current to 1 A.




Figure 24. High Output Current Linear Regulator

Constant Dropout Post Regulator

The circuit in Figure 25 provides high precision with low dropout for any regulated output voltage. It significantly reduces the ripple from a switching regulator while providing a constant dropout voltage, which limits the power dissipation of the LDO to 60 mW. The ADP3000 used in this circuit is a switching regulator in the step-up configuration.




Figure 25. Constant Dropout Post Regulator

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead Small Outline IC (SO-8)

