ADM8616/ADM8617

TABLE OF CONTENTS

Features 1
Applications1
Functional Block Diagram1
General Description
Revision History
Specifications
Absolute Maximum Ratings 4
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics

REVISION HISTORY

2/2018-Rev. B to Rev. C

Changes to General Description Section	1
Added Note 1, Table 1	
Moved Ordering Guide	10
Changes to Figure 16 and Ordering Guide	

1/2007—Rev. A to Rev. B

Changes to Functional Block Diagram1

8
8
8
9
9
9
9
9
10
10

6/2005—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\rm CC}$ = full operating range, $T_{\rm A}$ = $-40^{\circ}C$ to +85°C, unless otherwise noted.

Parameter	Min	Тур	Мах	Unit	Test Conditions/Comments
SUPPLY					
Vcc Operating Voltage Range	1		5.5	V	
Supply Current		10	20	μA	$V_{CC} = 5.5 V$
		5	12	μΑ	$V_{CC} = 3.6 V$
RESET THRESHOLD VOLTAGE ¹					
ADM861xL	4.50	4.63	4.75	V	
ADM861xM	4.25	4.38	4.50	V	
ADM861xT	3.00	3.08	3.15	V	
ADM861xS	2.85	2.93	3.00	V	
ADM861xR	2.55	2.63	2.70	V	
ADM861xZ	2.25	2.32	2.38	V	
ADM861xY	2.12	2.19	2.25	V	
ADM861xW	1.62	1.67	1.71	V	
ADM861xV	1.52	1.58	1.62	V	
RESET THRESHOLD TEMPERATURE COEFFICIENT		40		ppm/°C	
RESET THRESHOLD HYSTERESIS		$2 \times V_{\text{TH}}$		mV	
ADM861xxA	1	1.4	2	ms	
ADM861xxB	20	28	40	ms	
ADM861xxC	140	200	280	ms	
ADM861xxD	1120	1600	2240	ms	
Vcc TO RESET DELAY		40		μs	V _{cc} falling at 1 mV/μs
RESET OUTPUT VOLTAGE					
VOL (Open-Drain and Push-Pull)			0.3	v	$V_{CC} \ge 1.0 \text{ V}, \text{ I}_{SINK} = 50 \mu\text{A}$
			0.3	v	$V_{CC} \ge 1.2 \text{ V}, \text{ Isink} = 100 \mu\text{A}$
			0.3	v	$V_{CC} \ge 2.7 \text{ V}, \text{ Isink} = 1.2 \text{ mA}$
			0.4	v	$V_{CC} \ge 4.5 \text{ V}, \text{ I}_{SINK} = 3.2 \text{ mA}$
VOH (Push-Pull Only)	$0.8 \times V_{CC}$		0.1	v	$V_{CC} \ge 2.7 \text{ V}, \text{ Isource} = 500 \mu\text{A}$
	V _{cc} – 1.5			v	$V_{CC} \ge 4.5 \text{ V}, \text{ Isource} = 800 \mu\text{A}$
RESET Rise Time	1.5	5	25	ns	From 10% to 90% V _{cc} , $C_L = 5 \text{ pF}$, $V_{cc} = 3.3 \text{ V}$
Open-Drain RESET Output Leakage Current		5	1	μA	
WATCHDOG INPUT			1	μπ	
Watchdog Timeout Period ¹					
ADM861xxxW	12	6.3	9.3	mc	
ADM861xxxX ADM861xxxX	4.3 71			ms ms	
ADM861xxxX ADM861xxxY	71	102	153	ms	
WDI Pulse Width	50	1.6	2.4	sec	$V_{IL} = 0.3 \times V_{CC}$, $V_{IH} = 0.7 \times V_{CC}$
	50			ns V	$\mathbf{v}_{\rm IL} = 0.5 \times \mathbf{v}_{\rm CC}, \mathbf{v}_{\rm IH} = 0.7 \times \mathbf{v}_{\rm CC}$
WDI Input Threshold VIL			$0.3 \times V_{CC}$	v	
VIL	$0.7 \times V_{CC}$		U.3 X VCC	v	
WDI Input Current	U./ X VCC	120	160		V _{WDI} = V _{CC}
wormput current	20	120	160	μΑ	
	-20	-15		μΑ	$V_{WDI} = 0$

¹ Not all device options are released for sale as standard models. See the Ordering Guide for details.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 2.

Parameter	Rating
V _{cc}	–0.3 V to +6 V
RESET	–0.3 V to +6 V
Output Current (RESET)	20 mA
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
θ _{JA} Thermal Impedance, SC70	146°C/W
Soldering Temperature	
Sn/Pb	240°C, 30 sec
Pb-Free	260°C, 40 sec

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	GND	Ground.
2	RESET	Active-Low $\overline{\text{RESET}}$ Output. Asserted whenever V _{CC} is below the reset threshold (V _{TH}).
		Push-Pull Output Stage for ADM8616.
		Open-Drain Output Stage for ADM8617.
3	WDI	Watchdog Input. Generates a RESET if the logic level on the pin remains low or high for the duration of the
		watchdog timeout. The timer is cleared if a logic transition occurs on this pin, or if a reset is generated. Leave
		floating to disable the watchdog timer.
4	Vcc	Power Supply Voltage Being Monitored.

ADM8616/ADM8617

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Supply Current vs. Temperature




Figure 4. Normalized RESET Timeout Period vs. Temperature




Figure 5. V_{CC} to RESET Output Delay vs. Temperature





Figure 6. Normalized Watchdog Timeout Period vs. Temperature









Figure 8. Maximum V_{cc} Transient Duration vs. RESET Threshold Overdrive

Data Sheet

ADM8616/ADM8617






Figure 10. Voltage Output High vs. ISOURCE


CIRCUIT DESCRIPTION

The ADM8616/ADM8617 provide microprocessor supply voltage supervision by controlling the microprocessors RESET input. Code execution errors are avoided during power-up, power-down, and brownout conditions by asserting a RESET signal when the supply voltage is below a preset threshold and by allowing supply voltage stabilization with a fixed timeout RESET after the supply voltage rises above the threshold. In addition, problems with microprocessor code execution can be monitored and corrected with a watchdog timer. By including watchdog strobe instructions in microprocessor code, a watchdog timer can detect if the microprocessor code breaks down or becomes stuck in an infinite loop. If this happens, the watchdog timer asserts a RESET pulse that restarts the microprocessor in a known state.

RESET OUTPUT

The ADM8616 features an active-low, push-pull $\overline{\text{RESET}}$ output, while the ADM8617 features an active-low, open-drain $\overline{\text{RESET}}$ output. The $\overline{\text{RESET}}$ signal is guaranteed to be logic low and logic high, respectively, for V_{CC} down to 1 V.


The $\overline{\text{RESET}}$ output is asserted when V_{CC} is below the $\overline{\text{RESET}}$ threshold (V_{TH}), or when WDI is not serviced within the watchdog timeout period (t_{WD}). $\overline{\text{RESET}}$ remains asserted for the duration of the $\overline{\text{RESET}}$ active timeout period (t_{RP}) after V_{CC} rises above the $\overline{\text{RESET}}$ threshold or after the watchdog timer times out. Figure 11 illustrates the behavior of the $\overline{\text{RESET}}$ outputs.



WATCHDOG INPUT

The ADM8616/ADM8617 feature a watchdog timer that monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-low logic transition on the watchdog input pin (WDI), which detects pulses as short as 50 ns. If the timer counts through the preset watchdog timeout period (t_{WD}) , \overrightarrow{RESET} is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset. Failure of the microprocessor to toggle WDI within the timeout period, therefore, indicates a code execution error, and the \overrightarrow{RESET} pulse generated restarts the microprocessor in a known state.

In addition to logic transitions on WDI, the watchdog timer is also cleared by a $\overrightarrow{\text{RESET}}$ assertion due to an undervoltage condition on V_{CC}. When $\overrightarrow{\text{RESET}}$ is asserted, the watchdog timer is cleared and does not begin counting again until $\overrightarrow{\text{RESET}}$ deasserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver.



APPLICATION INFORMATION WATCHDOG INPUT CURRENT

To minimize watchdog input current (and minimize overall power consumption), leave WDI low for the majority of the watchdog timeout period. When driven high, WDI can draw as much as 160 μ A. Pulsing WDI low-high-low at a low duty cycle reduces the effect of the large input current. When WDI is unconnected, a window comparator disconnects the watchdog timer from the RESET output circuitry so that RESET is not asserted when the watchdog timer times out.

NEGATIVE-GOING Vcc TRANSIENTS

To avoid unnecessary resets caused by fast power supply transients, the ADM8616/ADM8617 are equipped with glitch rejection circuitry. The typical performance characteristic in Figure 8 plots V_{CC} transient duration vs. transient magnitude. The curve shows combinations of transient magnitude and duration for which a RESET is not generated for 4.63 V and 2.93 V reset threshold parts. For example, with the 2.93 V threshold, a transient that goes 100 mV below the threshold and lasts 8 μ s typically does not cause a RESET, but if the transient is any bigger in magnitude or duration, a RESET is generated. An optional 0.1 μ F bypass capacitor mounted close to V_{CC} provides additional glitch rejection.

ENSURING RESET VALID TO V_{cc} = 0 V

The active-low $\overline{\text{RESET}}$ output is guaranteed to be valid for V_{CC} as low as 1 V. However, by using an external resistor, valid outputs for V_{CC} as low as 0 V are possible. The resistor, connected between $\overline{\text{RESET}}$ and ground, pulls the output low when it is unable to sink current. A large resistance, such as 100 k Ω , must be used so that it does not overload the $\overline{\text{RESET}}$ output when V_{CC} is above 1 V.





Figure 13. Ensuring \overline{RESET} Valid to $V_{cc} = 0 V$

WATCHDOG SOFTWARE CONSIDERATIONS


In implementing the microprocessors watchdog strobe code, quickly switching WDI low to high and then high to low (minimizing WDI high time) is desirable for current consumption reasons. However, a more effective way of using the watchdog function can be considered.


A low-high-low WDI pulse within a given subroutine prevents the watchdog from timing out. However, if the subroutine becomes stuck in an infinite loop, the watchdog does not detect this because the subroutine continues to toggle WDI. A more effective coding scheme for detecting this error involves using a slightly longer watchdog timeout. In the program that calls the subroutine, WDI is set high. The subroutine sets WDI low when it is called. If the program executes without error, WDI is toggled high and low with every loop of the program. If the subroutine enters an infinite loop, WDI is kept low, the watchdog times out, and the microprocessor is reset.



ADM8616/ADM8617

OUTLINE DIMENSIONS





ORDERING GUIDE

Model ^{1, 2, 3}	Reset Threshold (V)	Reset Timeout Minimum (ms)	Watchdog Timeout (sec)	Temperature Range	Qty	Package Description	Package Option	Marking Code
ADM8616LCYAKSZ-RL7	4.63	140	1.6	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616WCYAKSZ-RL7	1.67	140	1.6	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8617SAYAKSZ-RL7	2.93	1	1.6	-40°C to +85°C	3,000	4-Lead SC70	KS-4	M4X
ADM8617RCYAKSZ-RL7	2.63	140	1.6	-40°C to +85°C	3,000	4-Lead SC70	KS-4	M4X

¹ The ADM8616/ADM8617 include many device options; however, not all options are released for sale. Released options are called standard models and are listed in the Ordering Guide. The Watchdog Timers page on the Analog Devices website also lists standard models. Contact a sales representative for information on nonstandard models and be aware that samples and production units have very long lead times.

² If ordering nonstandard models, complete the ordering code shown in Figure 17 by inserting reset threshold, reset timeout, and watchdog timeout suffixes. ³ Z = RoHS Compliant Part.

©2005–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04795-0-2/18(C)



Rev. C | Page 10 of 10

www.analog.com