

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	8
Applications	1	ESD Caution.....	8
Functional Block Diagram	1	Pin Configurations and Function Descriptions	9
General Description	1	Typical Performance Characteristics	10
Product Highlights	1	Test Circuits.....	14
Revision History	2	Terminology	16
Specifications.....	3	Applications Information	17
± 15 V Dual Supply	3	Trench Isolation	17
± 20 V Dual Supply	4	Outline Dimensions	18
12 V Single Supply	5	Ordering Guide	18
36 V Single Supply	6	Automotive Products.....	18
Continuous Current per Channel, Sx or Dx	7		

REVISION HISTORY

3/14—Rev. 0 to Rev. A

Added TSSOP (RU-16) Model Universal

12/13—Revision 0: Initial Version

SPECIFICATIONS

±15 V DUAL SUPPLY

$V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Min	Typ (T _A = 25°C)	Max	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V _{DD} to V _{SS}	V	V _{DD} = +13.5 V, V _{SS} = −13.5 V, V _S = ±10 V, I _S = −10 mA; see Figure 24
On Resistance, R _{ON}	9.8		16	Ω	
On-Resistance Match Between Channels, ΔR _{ON}	0.35		1.1	Ω	
On-Resistance Flatness, R _{FLAT (ON)}	1.2		2.2	Ω	
LEAKAGE CURRENTS					
Source Off Leakage, I _S (Off)	±0.05		±10	nA	V _{DD} = +16.5 V, V _{SS} = −16.5 V V _S = ±10 V, V _D = ∓ 10 V; see Figure 27
Drain Off Leakage, I _D (Off)	±0.05		±10	nA	
Channel On Leakage, I _D (On), I _S (On)	±0.1		±20	nA	
DIGITAL INPUTS					
Input High Voltage, V _{INH}	2.0			V	V _{IN} = V _{GND} or V _{DD}
Input Low Voltage, V _{INL}			0.8	V	
Input Current, I _{INL} or I _{INH}		0.002	±0.1	μA	
Digital Input Capacitance, C _{IN}		2.5		pF	
DYNAMIC CHARACTERISTICS ¹					
t _{ON}	170		262	ns	V _S = 10 V; see Figure 30, R _L = 300 Ω, C _L = 35 pF
t _{OFF}	120		182	ns	
Charge Injection, Q _{INJ}	240			pC	V _S = 10 V; see Figure 30, R _L = 300 Ω, C _L = 35 pF
Off Isolation	−78			dB	V _S = 0 V, R _S = 0 Ω, C _L = 1 nF; see Figure 31
Channel-to-Channel Crosstalk	−70			dB	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 26
Total Harmonic Distortion + Noise	0.009			%	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 25
−3 dB Bandwidth	167			MHz	R _L = 1 kΩ, 15 V p-p, f = 20 Hz to 20 kHz; see Figure 28
Insertion Loss	−0.7			dB	R _L = 50 Ω, C _L = 5 pF; see Figure 29
C _S (Off)	18			pF	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 29
C _D (Off)	18			pF	V _S = 0 V, f = 1 MHz
C _D (On), C _S (On)	60			pF	V _S = 0 V, f = 1 MHz
POWER REQUIREMENTS					
I _{DD}	45		70	μA	V _{DD} = +16.5 V, V _{SS} = −16.5 V
I _{SS}	0.001		1	μA	Digital inputs = 0 V or V _{DD}
V _{DD} /V _{SS}	±9		±22	V	Digital inputs = 0 V or V _{DD} GND = 0 V

¹ Guaranteed by design; not subject to production test.

±20 V DUAL SUPPLY

$V_{DD} = +20\text{ V} \pm 10\%$, $V_{SS} = -20\text{ V} \pm 10\%$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Min	Typ ($T_A = 25^\circ\text{C}$)	Max	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance, R_{ON}		9	15	Ω	$V_{DD} = +18\text{ V}$, $V_{SS} = -18\text{ V}$, $V_S = \pm 15\text{ V}$, $I_S = -10\text{ mA}$; see Figure 24
On-Resistance Match Between Channels, ΔR_{ON}		0.35	1.1	Ω	$V_S = \pm 15\text{ V}$, $I_S = -10\text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$		1.5	2.5	Ω	$V_S = \pm 15\text{ V}$, $I_S = -10\text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)		± 0.05	± 10	nA	$V_{DD} = +22\text{ V}$, $V_{SS} = -22\text{ V}$ $V_S = \pm 15\text{ V}$, $V_D = \mp 15\text{ V}$; see Figure 27
Drain Off Leakage, I_D (Off)		± 0.05	± 10	nA	$V_S = \pm 15\text{ V}$, $V_D = \mp 15\text{ V}$; see Figure 27
Channel On Leakage, I_D (On), I_S (On)		± 0.1	± 20	nA	$V_S = V_D = \pm 15\text{ V}$; see Figure 23
DIGITAL INPUTS					
Input High Voltage, V_{INH}	2.0			V	
Input Low Voltage, V_{INL}			0.8	V	
Input Current, I_{INL} or I_{INH}		0.002		μA	$V_{IN} = V_{GND}$ or V_{DD}
			± 0.1	μA	
Digital Input Capacitance, C_{IN}		2.5		pF	
DYNAMIC CHARACTERISTICS¹					
t_{ON}		158	240	ns	$V_S = 10\text{ V}$; see Figure 30, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
t_{OFF}		110	170	ns	$V_S = 10\text{ V}$; see Figure 30, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
Charge Injection, Q_{INU}		310		pC	$V_S = 0\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$; see Figure 31
Off Isolation		-78		dB	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 26
Channel-to-Channel Crosstalk		-70		dB	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 25
Total Harmonic Distortion + Noise		0.007		%	$R_L = 1\text{ k}\Omega$, 20 V p-p, $f = 20\text{ Hz}$ to 20 kHz; see Figure 28
-3 dB Bandwidth		160		MHz	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$; see Figure 29
Insertion Loss		-0.6		dB	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 29
C_S (Off)		17		pF	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (Off)		17		pF	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (On), C_S (On)		60		pF	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
POWER REQUIREMENTS					
I_{DD}		50	110	μA	$V_{DD} = +22\text{ V}$, $V_{SS} = -22\text{ V}$ Digital inputs = 0 V or V_{DD}
I_{SS}		0.001	1	μA	Digital inputs = 0 V or V_{DD}
V_{DD}/V_{SS}	± 9		± 22	V	$GND = 0\text{ V}$

¹ Guaranteed by design; not subject to production test.

12 V SINGLE SUPPLY

$V_{DD} = 12\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Min	Typ (T _A = 25°C)	Max	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	V _{DD} = 10.8 V, V _{SS} = 0 V, V _S = 0 V to 10 V, I _S = −10 mA; see Figure 24
On Resistance, R _{ON}		19	31	Ω	
On-Resistance Match Between Channels, ΔR _{ON}		0.4	1.2	Ω	
On-Resistance Flatness, R _{FLAT (ON)}		4.4	7.5	Ω	
LEAKAGE CURRENTS					
Source Off Leakage, I _S (Off)		±0.05	±10	nA	V _{DD} = 13.2 V, V _{SS} = 0 V V _S = 1 V/10 V, V _D = 10 V/1 V; see Figure 27
Drain Off Leakage, I _D (Off)		±0.05	±10	nA	
Channel On Leakage, I _D (On), I _S (On)		±0.1	±20	nA	
DIGITAL INPUTS					
Input High Voltage, V _{INH}	2.0			V	V _{IN} = V _{GND} or V _{DD}
Input Low Voltage, V _{INL}			0.8	V	
Input Current, I _{INL} or I _{INH}		0.002	±0.1	μA	
Digital Input Capacitance, C _{IN}		2.5		μA pF	
DYNAMIC CHARACTERISTICS ¹					
t _{ON}		225	403	ns	V _S = 8 V; see Figure 30, R _L = 300 Ω, C _L = 35 pF V _S = 8 V; see Figure 30, R _L = 300 Ω, C _L = 35 pF V _S = 6 V, R _S = 0 Ω, C _L = 1 nF; see Figure 31 R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 26 R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 25 R _L = 1 kΩ, 6 V p-p, f = 20 Hz to 20 kHz; see Figure 28 R _L = 50 Ω, C _L = 5 pF; see Figure 29 R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 29 V _S = 6 V, f = 1 MHz V _S = 6 V, f = 1 MHz V _S = 6 V, f = 1 MHz
t _{OFF}		150	247	ns	
Charge Injection, Q _{INJ}		95		pC	
Off Isolation		−78		dB	
Channel-to-Channel Crosstalk		−70		dB	
Total Harmonic Distortion + Noise		0.07		%	
−3 dB Bandwidth		180		MHz	
Insertion Loss		−1.3		dB	
C _S (Off)		22		pF	
C _D (Off)		22		pF	
C _D (On), C _S (On)		58		pF	
POWER REQUIREMENTS					
I _{DD}		40	65	μA	V _{DD} = 13.2 V Digital inputs = 0 V or V _{DD} GND = 0 V, V _{SS} = 0 V
V _{DD}	9		40	V	

¹ Guaranteed by design; not subject to production test.

36 V SINGLE SUPPLY

$V_{DD} = 36\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 4.

Parameter	Min	Typ ($T_A = 25^\circ\text{C}$)	Max	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analogue Signal Range			0 V to V_{DD}	V	
On Resistance, R_{ON}		10.6	17	Ω	$V_{DD} = 32.4\text{ V}$, $V_{SS} = 0\text{ V}$, $V_S = 0\text{ V}$ to 30 V , $I_S = -10\text{ mA}$; see Figure 24
On-Resistance Match Between Channels, ΔR_{ON}		0.35	1.1	Ω	$V_S = 0\text{ V}$ to 30 V , $I_S = -10\text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$		2.7	4.5	Ω	$V_S = 0\text{ V}$ to 30 V , $I_S = -10\text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)		± 0.05	± 10	nA	$V_{DD} = 39.6\text{ V}$, $V_{SS} = 0\text{ V}$ $V_S = 1\text{ V}/30\text{ V}$, $V_D = 30\text{ V}/1\text{ V}$; see Figure 27
Drain Off Leakage, I_D (Off)		± 0.05	± 10	nA	$V_S = 1\text{ V}/30\text{ V}$, $V_D = 30\text{ V}/1\text{ V}$; see Figure 27
Channel On Leakage, I_D (On), I_S (On)		± 0.1	± 20	nA	$V_S = V_D = 1\text{ V}/30\text{ V}$; see Figure 23
DIGITAL INPUTS					
Input High Voltage, V_{INH}	2.0			V	
Input Low Voltage, V_{INL}			0.8	V	
Input Current, I_{INL} or I_{INH}		0.002	± 0.1	μA	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}		2.5		pF	
DYNAMIC CHARACTERISTICS¹					
t_{ON}		180	248	ns	$V_S = 18\text{ V}$; see Figure 30, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
t_{OFF}		130	174	ns	$V_S = 18\text{ V}$; see Figure 30, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$
Charge Injection, Q_{INJ}		280		pC	$V_S = 18\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$; see Figure 31
Off Isolation		-78		dB	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 26
Channel-to-Channel Crosstalk		-70		dB	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; Figure 25
Total Harmonic Distortion + Noise		0.03		%	$R_L = 1\text{ k}\Omega$, 18 V p-p , $f = 20\text{ Hz}$ to 20 kHz ; see Figure 28
-3 dB Bandwidth		174		MHz	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$; see Figure 29
Insertion Loss		-0.8		dB	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 29
C_S (Off)		18		pF	$V_S = 18\text{ V}$, $f = 1\text{ MHz}$
C_D (Off)		18		pF	$V_S = 18\text{ V}$, $f = 1\text{ MHz}$
C_D (On), C_S (On)		58		pF	$V_S = 18\text{ V}$, $f = 1\text{ MHz}$
POWER REQUIREMENTS					
I_{DD}		80		μA	$V_{DD} = 39.6\text{ V}$ Digital inputs = 0 V or V_{DD}
		100	130	μA	
V_{DD}	9		40	V	$GND = 0\text{ V}$, $V_{SS} = 0\text{ V}$

¹ Guaranteed by design; not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx

Table 5.

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^{\circ}\text{C/W}$)	89	59	37	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}\text{C/W}$)	160	94	49	mA maximum
$V_{DD} = +20\text{ V}$, $V_{SS} = -20\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^{\circ}\text{C/W}$)	95	63	39	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}\text{C/W}$)	170	98	50	mA maximum
$V_{DD} = 12\text{ V}$, $V_{SS} = 0\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^{\circ}\text{C/W}$)	61	43	29	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}\text{C/W}$)	110	70	42	mA maximum
$V_{DD} = 36\text{ V}$, $V_{SS} = 0\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^{\circ}\text{C/W}$)	80	54	35	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}\text{C/W}$)	144	87	47	mA maximum

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 6.

Parameter	Rating
V_{DD} to V_{SS}	48 V
V_{DD} to GND	$-0.3\text{ V to }+48\text{ V}$
V_{SS} to GND	$+0.3\text{ V to }-48\text{ V}$
Analog Inputs ¹	$V_{SS} - 0.3\text{ V to }V_{DD} + 0.3\text{ V}$ or 30 mA, whichever occurs first
Digital Inputs ¹	$V_{SS} - 0.3\text{ V to }V_{DD} + 0.3\text{ V}$ or 30 mA, whichever occurs first
Peak Current, Sx or Dx Pins	278 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or Dx ²	Data + 15%
Temperature Range	
Operating	$-40^\circ\text{C to }+125^\circ\text{C}$
Storage	$-65^\circ\text{C to }+150^\circ\text{C}$
Junction Temperature	150°C
Thermal Impedance, θ_{JA}	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	As per JEDEC J-STD-020

¹ Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes.
Limit current to the maximum ratings given.

² See Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration


Table 7. Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	15	IN1	Logic Control Input 1.
2	16	D1	Drain Terminal 1. This pin can be an input or output.
3	1	S1	Source Terminal 1. This pin can be an input or output.
4	2	V _{SS}	Most Negative Power Supply Potential.
5	3	GND	Ground (0 V) Reference.
6	4	S4	Source Terminal 4. This pin can be an input or output.
7	5	D4	Drain Terminal 4. This pin can be an input or output.
8	6	IN4	Logic Control Input 4.
9	7	IN3	Logic Control Input 3.
10	8	D3	Drain Terminal 3. This pin can be an input or output.
11	9	S3	Source Terminal 3. This pin can be an input or output.
12	10	NC	No Connection.
13	11	V _{DD}	Most Positive Power Supply Potential.
14	12	S2	Source Terminal 2. This pin can be an input or output.
15	13	D2	Drain Terminal 2. This pin can be an input or output.
16	14	IN2	Logic Control Input 2.
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V _{SS} .


Table 8. ADG5412W Truth Table

INx	Switch Condition
1	On
0	Off


TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. R_{ON} as a Function of V_S , V_D (Dual Supply)


11695-034

Figure 7. R_{ON} as a Function of V_S , V_D (Single Supply)


11695-033

Figure 5. R_{ON} as a Function of V_S , V_D (Dual Supply)


11695-035

Figure 8. R_{ON} as a Function of V_S (V_D) for Different Temperatures, ± 15 V Dual Supply

11695-040

Figure 6. R_{ON} as a Function of V_S , V_D (Single Supply)

11695-032

Figure 9. R_{ON} as a Function of V_S (V_D) for Different Temperatures, ± 20 V Dual Supply

11695-041




Figure 10. R_{ON} as a Function of V_S (V_D) for Different Temperatures, 12 V Single Supply




Figure 11. R_{ON} as a Function of V_S (V_D) for Different Temperatures, 36 V Single Supply




Figure 12. Leakage Currents vs. Temperature, $\pm 15\text{V}$ Dual Supply




Figure 13. Leakage Currents vs. Temperature, $\pm 20\text{V}$ Dual Supply




Figure 14. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply






Figure 16. Off Isolation vs. Frequency, ± 15 V Dual SupplyFigure 19. ACPSRR vs. Frequency, ± 15 V Dual SupplyFigure 17. Crosstalk vs. Frequency, ± 15 V Dual SupplyFigure 20. THD + N vs. Frequency, ± 15 V Dual Supply

Figure 18. Charge Injection vs. Source Voltage




Figure 21. Bandwidth




Figure 22. t_{ON} , t_{OFF} Times vs. Temperature

TEST CIRCUITS




Figure 23. On Leakage




Figure 27. Off Leakage




Figure 24. On Resistance




Figure 28. THD + Noise




Figure 25. Channel-to-Channel Crosstalk




Figure 29. Bandwidth




Figure 26. Off Isolation




Figure 30. Switching Times




Figure 31. Charge Injection

TERMINOLOGY

I_{DD}

I_{DD} represents the positive supply current.

I_{SS}

I_{SS} represents the negative supply current.

V_D, V_S

V_D and V_S represent the analog voltage on Terminal D and Terminal S, respectively.

R_{ON}

R_{ON} represents the ohmic resistance between Terminal D and Terminal S.

ΔR_{ON}

ΔR_{ON} represents the difference between the R_{ON} of any two channels.

R_{FLAT (ON)}

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range is represented by R_{FLAT (ON)}.

I_S (Off)

I_S (Off) is the source leakage current with the switch off.

I_D (Off)

I_D (Off) is the drain leakage current with the switch off.

I_D (On), I_S (On)

I_D (On) and I_S (On) represent the channel leakage currents with the switch on.

V_{INL}

V_{INL} is the maximum input voltage for Logic 0.

V_{INH}

V_{INH} is the minimum input voltage for Logic 1.

I_{INL}, I_{INH}

I_{INL} and I_{INH} represent the low and high input currents of the digital inputs.

C_D (Off)

C_D (Off) represents the off switch drain capacitance, which is measured with reference to ground.

C_S (Off)

C_S (Off) represents the off switch source capacitance, which is measured with reference to ground.

C_D (On), C_S (On)

C_D (On) and C_S (On) represent on switch capacitances, which are measured with reference to ground.

C_{IN}

C_{IN} is the digital input capacitance.

t_{ON}

t_{ON} represents the delay between applying the digital control input and the output switching on.

t_{OFF}

t_{OFF} represents the delay between applying the digital control input and the output switching off.

t_D

t_D represents the off time measured between the 80% point of both switches when switching from one address state to another.

Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

On Response

On response is the frequency response of the on switch.

Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.

Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental is represented by THD + N.

AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the ability of the part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

APPLICATIONS INFORMATION

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The [ADG5412W](#) high voltage switches allow single-supply operation from 9 V to 40 V and dual-supply operation from ± 9 V to ± 22 V. The [ADG5412W](#) (as well as other select devices within the same family) achieve an 8 kV human body model ESD rating, which provides a robust solution eliminating the need for separate protect circuitry designs in some applications.

TRENCH ISOLATION

In the [ADG5412W](#), an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.





Figure 32. Trench Isolation

11695-022


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 33. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WGCG.

Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
4 mm × 4 mm Body, Very Very Thin Quad
(CP-16-17)

Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Package Description	Package Option
ADG5412WBRUZ-REEL7	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5412WBCPZ-REEL7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17

¹ Z = RoHS Compliant Part.

² W = Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The [ADG5412W](#) models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

NOTES

NOTES