### **Ordering Information**

ACPL-4800 is UL Recognized with 3750 Vrms for 1 minute per UL1577 and is approved under CSA Component Acceptance Notice #5, File CA 88324.

	Option						
Part number	RoHS Compliant	Package	Surface Mount	Gull Wing	Tape& Reel	IEC/EN/DIN EN 60747-5-2	Quantity
	-000E						50 per tube
	-300E	-	Х	Х			50 per tube
	-500E	200:1 DID 0	Х	Х	Х		1000 per reel
ACPL-4800	-060E	300mil DIP-8				Х	50 per tube
	-360E	-	Х	Х		Х	50 per tube
	-560E	-	Х	Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

#### Example 1:

ACPL-4800-560E to order product of 300mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval in RoHS compliant.


#### Example 2:

ACPL-4800-000E to order product of 300mil DIP package in tube packaging and RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

### **Package Outline Drawings**

### **DIP-8 Package**




### DIP-8 Package with Gull Wing Surface Mount Option 300




NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

### Solder Reflow Temperature Profile (Gull Wing Surface Mount Option 300 Parts)



Note: Non-halide flux should be used

## **Recommended Pb-Free IR Profile**



Note: Non-halide flux should be used

## **Insulation and Safety Related Specifications**

Parameter	Symbol	8-Pin DIP	Unit	Conditions
Minimum External Air Gap(External Clearance)	L(101)	7.1	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Track- ing (External Creepage)	L(102)	7.4	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08		Through insulation distance, conductor to conductor, usually the direct distance between the photo emitter and photo detector inside the optocoupler cavity.
Minimum Internal Tracking (Internal Creepage)		NA	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	mm	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

## IEC/EN/DIN EN 60747-5-2 Insulation Characteristics (Option 060)


Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage $\leq$ 300 V <sub>rms</sub>		I-IV	
for rated mains voltage $\leq$ 450 V <sub>rms</sub>		-	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	VIORM	630	V <sub>peak</sub>
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with t <sub>m</sub> =1 sec, Partial discharge < 5 pC	V <sub>PR</sub>	1181	V <sub>peak</sub>
Input to Output Test Voltage, Method a* V <sub>IORM</sub> x 1.5=V <sub>PR</sub> , Type and Sample Test, t <sub>m</sub> =60 sec, Partial discharge < 5 pC	V <sub>PR</sub>	945	V <sub>peak</sub>
Highest Allowable Over-voltage(Transient Over-voltage $t_{ini} = 10$ sec)	V <sub>IOTM</sub>	6000	V <sub>peak</sub>
Safety-limiting values - maximum values allowed in the event of a failure.			
Case Temperature	Ts	175	°C
Input Current	I <sub>S, INPUT</sub>	230	mA
Output Power (refer to Thermal Derating Curve)	P <sub>S, OUT</sub> - put	600	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 V$	R <sub>S</sub>	>109	Ω
	~		

\* Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

Note:

Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

## **Thermal Derating Curve**



## **Absolute Maximum Rating**

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	Ts	-55	125	°C	
Operating Temperature	T <sub>A</sub>	-40	100	°C	
Average Forward Input Current	I <sub>F(AVG)</sub>		10	mA	
Peak Transient Input Current	I <sub>F(TRAN)</sub>				
( $\leq$ 1 $\mu$ s Pulse Width, 300 pps)			1.0	А	
( $\leq$ 200 $\mu s$ Pulse Width, < 1% Duty Cycle)			40	mA	
Reverse Input Voltage	VR		5	V	
Average Output Current	Ι <sub>Ο</sub>		25	mA	
Supply Voltage	V <sub>CC</sub>	0	25	V	
Output Voltage	Vo	-0.5	25	V	
Total Package Power Dissipation	PT		210	mW	1
Lead Solder Temperature (Through Hole Parts Only)	260 °C f	or 10 sec	., 1.6 mm	below se	ating plane
Solder Reflow Temperature Profile (Surface Mount Parts Only)	See Pac	kage Ou	tline Drav	wings sect	ion

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V <sub>CC</sub>	4.5	20	V
Forward Input Current (ON)	I <sub>F(ON)</sub>	6	10	mA
Forward Input Voltage (OFF)	V <sub>F(OFF)</sub>	-	0.8	V
Operating Temperature	T <sub>A</sub>	-40	100	С

## **Electrical Specification**

 $-40^{\circ}C \leq T_A \leq 100^{\circ}C, 4.5V \leq V_{CC} \leq 20V, 6mA \leq I_{F(ON)} \leq 10 mA, 0V \leq V_{F(OFF)} \leq 0.8 V, unless otherwise specified.$  All Typicals at  $T_A = 25^{\circ}C$ .

Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions		Fig.	Note
Logic Low Output Voltage	V <sub>OL</sub>			0.5	V	$I_{OL} = 6.4 \text{ mA}$		1, 3	
Logic High	V <sub>OH</sub>	2.4	V <sub>CC</sub> - 1.1V		V	I <sub>OH</sub> = -2.6 mA		2, 3,	
Output Voltage		2.7			_	I <sub>OH</sub> = -0.4 mA		7	
Output Leakage	I <sub>OHH</sub>			100	μΑ	Vcc = 5 V	I <sub>F</sub> = 10mA		
Current(V <sub>OUT</sub> = V <sub>CC</sub> +0.5V)				500	_	Vcc = 20 V	_		
Logic Low	I <sub>CCL</sub>		1.9	3.0	mA		$V_F = 0 V$		
Supply Current			2.0	3.0	_	Vcc = 20 V	I <sub>O</sub> = Open		
Logic High	I <sub>CCH</sub>		1.5	2.5	mA		I <sub>F</sub> = 10 mA		
Supply Current			1.6	2.5	_	Vcc = 20 V	I <sub>O</sub> = Open		
Logic Low Short Circuit	I <sub>OSL</sub>	25			mA	$V_{O} = Vcc = 5.5 V$	V <sub>F</sub> =0V		2
Output Current		50			_	$V_{O} = Vcc = 20 V$			
Logic High Short	I <sub>OSH</sub>			-25	mA		I <sub>F</sub> =6mA		2
Circuit Output Current				-50	_	$V_{CC} = 20 V$	V <sub>O</sub> =GND		
Input Forward Voltage	VF		1.5	1.7	V	T <sub>A</sub> = 25 C	I <sub>F</sub> =6mA	4	
				1.85					
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5			V	$I_R = 10 \ \mu A$			
Input Diode	$\Delta V_{F}$		-1.7		mV/	$I_F = 6 \text{ mA}$			
Temperature Coefficient	$\Delta T_{A}$				°C				
Input Capacitance	C <sub>IN</sub>		60		рF	$f = 1 MHz, V_F = 0 V$			3

## Switching Specifications (AC)

 $-40^{\circ}C \leq T_A \leq 100^{\circ}C, 4.5V \leq V_{CC} \leq 20V, 6mA \leq I_{F(ON)} \leq 10 mA, 0V \leq V_{F(OFF)} \leq 0.8V.$ All Typicals at  $T_A = 25^{\circ}C$ ,  $I_{F(ON)} = 6 mA$  unless otherwise specified.

Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low Output Leve	t <sub>PHL</sub>		150	350	ns	With Peaking Capacitor	5,6	5
Propagation Delay Time to Logic High Output Level	t <sub>PLH</sub>		110	350	ns	With Peaking Capacitor	5,6	5
Pulse Width Distortion	PWD			250	ns	t <sub>PHL</sub> - t <sub>PLH</sub>		8
Propagation Delay Dif- ference Between Any 2 Parts	PDD	-100		250	ns			10
Output Rise Time (10- 90%)	t <sub>r</sub>		16		ns		5,8	
Output Fall Time (90- 10%)	t <sub>f</sub>		20		ns		5,8	
Logic High Common Mode Transient Immu- nity	CM <sub>H</sub>	-30000			V/µs	$ V_{CM}  = 1000 \text{ V}, I_F = 6.0 \text{ mA}, V_{CC} = 5 \text{ V}, T_A = 25 \text{ C}$	9	6
Logic Low Common Mode Transient Immu- nity	CML	30000			V/µs	$ V_{CM}  = 1000 V, V_F = 0 V, V_{CC}$ = 5 V, T <sub>A</sub> = 25 C	9	6

## **Package Characteristics**

Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage*	V <sub>ISO</sub>	3750			V <sub>rms</sub>	RH < 50%, t = 1 min.T <sub>A</sub> = 25°C		4,7
Input-Output Resistance	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	$V_{I-O} = 500 \text{ Vdc}$		4
Input-Output Capacitance	CI-O		0.6		pF	$f = 1 MHz$ , $V_{I-O} = 0 Vdc$		4

\* The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable), your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.

#### Notes:

1. Derate total package power dissipation, P<sub>T</sub>, linearly above 70°C free-air temperature at a rate of 4.5 mW/°C.

2. Duration of output short circuit time should not exceed 10 ms.

3. Input capacitance is measured between pin 2 and pin 3.

4. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.

5. The t<sub>PLH</sub> propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The t<sub>PHL</sub> propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.

6.  $C_{MH}$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state,  $V_0 > 2.0$  V.  $C_{ML}$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state,  $V_0 < 0.8$  V.

7. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  4500 V rms for one second (leakage detection current limit, II-O  $\leq$  5  $\mu$ A). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.

8. Pulse Width Distortion (PWD) is defined as  $\left| t_{PHL} - t_{PLH} \right|$  for any given device.

9. Use of a 0.1  $\mu F$  bypass capacitor connected between pins 5 and 8 is recommended.

10. The difference between t<sub>PLH</sub> and t<sub>PHL</sub> between any two devices under the same test condition.




Figure 1. Typical Logic Low Output Voltage vs. Temputer





Figure 3. Typical Output Voltage vs. Forward Input Current






Figure 2. Typical Logic High Output Current vs. Temputer





Figure 4. Typical Input Diode Forward Characteristic






Figure 5. Test Circuit for tPLH,tPHL,tr,tf




Figure 6. Typical Propagation Delays vs. Temperature.




Figure 7. Typical Logic High Output Voltage vs. Supply Voltage




Figure 8. Typical Propogation Delay vs. Supply Voltage




Figure 9. Test Circuit for Common Mode Transient Immunity and Typical Waveforms

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com** 

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies Limited. All rights reserved. AV01-0193EN - June 13, 2007

