Contents STH145N8F7-2AG

Contents

1	Electric	3	
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	H ² PAK-2 package information	10
5	Packing	g information	13
6		on history	



STH145N8F7-2AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	80	V
V_{GS}	Gate-source voltage	± 20	V
ΙD	Drain current (continuous) at T _C = 25 ° C	90 (1)	Α
ΙD	Drain current (continuous) at T _C = 100 ° C	90	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	360	Α
Ртот	Total dissipation at T _C = 25 ° C	200	W
E _{AS} (3)	Single pulse avalanche energy	515	mJ
Tj	Operating junction temperature	FF to 17F	° C
T _{stg}	Storage temperature - 55 to 175		

Notes:

Table 3: Thermal data

Symbol	Symbol Parameter		Unit
R _{thj-pcb} (1)	Thermal resistance junction-pcb	35	° C/W
R _{thj-case}	Thermal resistance junction-case	0.75	° C/W

Notes:

 $^{(1)}$ When mounted on FR-4 board of 1inch² , 2oz Cu

⁽¹⁾Limited by package

⁽²⁾Pulse width is limited by safe operating area

 $^{^{(3)}}$ Starting Tj =25 ° C, Id = 18.5 A, Vdd = 50 V

2 Electrical characteristics

(T_{CASE} = 25 ° C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 250 \mu A$	80			٧
	Zero gate voltage	$V_{GS} = 0, V_{DS} = 80 \text{ V}$			1	μΑ
IDSS	Drain current	V _{GS} = 0, V _{DS} = 80 V, T _J =125 ° C			10	μΑ
Igss	Gate-source leakage current	$V_{DS} = 0$, $V_{GS} = \pm 20 \text{ V}$			± 100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _G s=10 V, I _D = 45 A		3.3	4	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	6340	ı	pF
Coss	Output capacitance	V _{GS} = 0, V _{DS} = 40 V, f = 1 MHz	-	1195	ı	pF
Crss	Reverse transfer capacitance	V65 = 0, V65 = 10 V, 1 = 1 Willia	-	105	ı	pF
Q_g	Total gate charge	.,	-	96	•	nC
Q_{gs}	Gate-source charge	$V_{DD} = 40 \text{ V}, I_{D} = 64 \text{ A},$ $V_{GS} = 10 \text{ V}$	-	30	1	nC
Q_{gd}	Gate-drain charge	VGS - 10 V	-	26	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time		-	26	-	ns	
tr	Rise time	$V_{DD} = 40 \text{ V}, I_D = 45 \text{ A R}_{G} = 4.7 \Omega,$	-	51	-	ns	
t _{d(off)}	Turn-off-delay time	V _{GS} = 10 V	-	82	-	ns	
t _f	Fall time		-	44	-	ns	

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		90	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		360	Α
V _{SD} (2)	Forward on voltage	$V_{GS} = 0$, $I_{SD} = 90$ A	-		1.2	٧
t _{rr}	Reverse recovery time	$I_{SD} = 64 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu \text{ s},$	ı	58		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V	-	92		nC
I _{RRM}	Reverse recovery current	T _j = 150 ° C	-	3.2		Α

Notes:



⁽¹⁾Pulse width is limited by safe operating area

 $^{^{(2)}\}text{Pulse}$ test: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)








Figure 3: Thermal impedance GIPD130920131439FSR δ= 0.5 0.2 0.1 10⁻¹ 0.05 $Z_{th} = k R_{thJ-c}$ $\delta = t_p / \tau$ 0.02 10⁻² 10-7 10⁻⁶ 10⁻⁵ 10⁻² 10⁻¹ tp(s) 10⁻⁴ 10⁻³










6/16 DocID027933 Rev 1

STH145N8F7-2AG Electrical characteristics






Figure 10: Normalized gate threshold voltage vs. temperature


VGS(th)
(norm)
1.2


ID= 250µA

0.6

0.4

-75
-25
0
25
75
125
175
TJ(°C)







Test circuits STH145N8F7-2AG

AM01468v1

AM01470v1

3 Test circuits







Figure 14: Gate charge test circuit V_{DD} $V_{1} \leq V_{GS}$ $V_{2} \leq V_{GS}$ $V_{1} \leq V_{GS}$ $V_{2} \leq V_{GS}$ $V_{3} \leq V_{GS}$ $V_{4} \leq V_{GS}$ $V_{5} \leq V_{GS}$ $V_{5} \leq V_{GS}$ $V_{6} \leq V_{GS}$ $V_{1} \leq V_{GS}$ $V_{1} \leq V_{GS}$ $V_{2} \leq V_{GS}$ $V_{3} \leq V_{GS}$ $V_{4} \leq V_{GS}$ $V_{5} \leq V_{5} \leq V_{GS}$ $V_{5} \leq V_{5} \leq V_{5}$ $V_{5} \leq V_{5} \leq V_{5} \leq V_{5} \leq V_{5}$ $V_{5} \leq V_{5} \leq V_{5} \leq V_{5} \leq V_{5}$ $V_{5} \leq V_{5} \leq V_{5} \leq V_{5} \leq V_{5} \leq V_{5}$ $V_{5} \leq V_{5} \leq V_{5} \leq V_{5} \leq V_{5} \leq V_{5} \leq V_{5}$ $V_{5} \leq V_{5} \leq V_{5}$







8/16 DocID027933 Rev 1

4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



DocID027933 Rev 1 9/16

4.1 H²PAK-2 package information

Figure 19: H²PAK-2 package outline




10/16 DocID027933 Rev 1

Table 8: H²PAK-2 mechanical data

Table 6. H-FAR-2 Illectialical data				
Dim.		mm		
Dilli.	Min.	Тур.	Max.	
А	4.30		4.80	
A1	0.03		0.20	
С	1.17		1.37	
е	4.98		5.18	
E	0.50		0.90	
F	0.78		0.85	
Н	10.00		10.40	
H1	7.40		7.80	
L	15.30	-	15.80	
L1	1.27		1.40	
L2	4.93		5.23	
L3	6.85		7.25	
L4	1.5		1.7	
М	2.6		2.9	
R	0.20		0.60	
V	0°		8°	


Figure 20: H²PAK-2 recommended footprint



STH145N8F7-2AG Packing information

5 Packing information

Figure 21: Tape outline



Packing information STH145N8F7-2AG

Figure 22: Reel outline




Table 9: Tape and reel mechanical data

Таре				Reel		
Dim.	mm		Dim	mm		
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	10.5	10.7	А		330	
B0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
Е	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base q	uantity	1000	
P2	1.9	2.1	Bulk quantity		1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

STH145N8F7-2AG Revision history

6 Revision history

Table 10: Document revision history

Date	Revision	Changes
05-Jun-2015	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

