

Freescale Semiconductor Datasheet Addendum

MPC5644A_AD Rev. 1, 12/2014

MPC5644A Microcontroller Datasheet Addendum

This addendum describes corrections to the *MPC5644A Microcontroller Datasheet*, order number MPC5644A. For convenience, the addenda items are grouped by revision. Please check our website at http://www.freescale.com/powerarchitecture for the latest updates.

The current version available of the *MPC5644A Microcontroller Datasheet* is Revision 7.

Table of Contents

Addendum List for Revision 7	2
Revision History	2



© Freescale Semiconductor, Inc., 2014. All rights reserved.



1 Addendum List for Revision 7

Table 1. MPC5644A Rev 7 Addendum

Location	Description
	In "Temperature Sensor Electrical Characteristics" table, update the Min and Max value of "Accuracy" parameter to -20°C and +20°C, respectively.

2 Revision History

Table 2 provides a revision history for this datasheet addendum document.

Table 2. Revision History Table

Rev. Number	Substantive Changes	Date of Release
1.0	Initial release.	12/2014

MPC5644A_AD, Rev. 1

2

Freescale Semiconductor



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address:freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: MPC5644A_AD

Rev. 1 12/2014







Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MPC5644A

Rev. 7, Jan 2012



MPC5644A

MPC5644A Microcontroller Data Sheet



- Variable length instruction encoding (VLE)
- Superscalar architecture with 2 execution units
- Up to 2 integer or floating point instructions per cycle
- Up to 4 multiply and accumulate operations per cycle
- Memory organization
 - 4 MB on-chip flash memory with ECC and Read While Write (RWW)
 - 192 KB on-chip SRAM with standby functionality (32 KB) and ECC
 - 8 KB instruction cache (with line locking), configurable as 2- or 4-way
 - 14 + 3 KB eTPU code and data RAM
 - 5 × 4 crossbar switch (XBAR)
 - 24-entry MMU
 - External Bus Interface (EBI) with slave and master port
- Fail Safe Protection
 - 16-entry Memory Protection Unit (MPU)
 - CRC unit with 3 sub-modules
 - Junction temperature sensor
- Interrupts
 - Configurable interrupt controller (with NMI)
 - 64-channel DMA
- Serial channels
 - 3 × eSCI
 - 3 × DSPI (2 of which support downstream Micro Second Channel [MSC])
 - 3 × FlexCAN with 64 messages each
 - 1 × FlexRay module (V2.1) up to 10 Mbit/s with dual or single channel and 128 message objects and ECC
- 1 × eMIOS: 24 unified channels
- 1 × eTPU2 (second generation eTPU)
 - 32 standard channels
 - 1 × reaction module (6 channels with three outputs per channel)







176 (24 x 24 mm)

208 (17 x 17 mm)

324 (23 x 23 mm

- 2 enhanced queued analog-to-digital converters (eQADCs)
 - Forty 12-bit input channels (multiplexed on 2 ADCs); expandable to 56 channels with external multiplexers
 - 6 command queues
 - Trigger and DMA support
 - 688 ns minimum conversion time
- On-chip CAN/SCI/FlexRay Bootstrap loader with Boot Assist Module (BAM)
- Nexus
 - Class 3+ for the e200z4 core
 - Class 1 for the eTPU
- JTAG (5-pin)
- Development Trigger Semaphore (DTS)
 - Register of semaphores (32-bits) and an identification register
 - Used as part of a triggered data acquisition protocol
 - EVTO pin is used to communicate to the external tool
- Clock generation
 - On-chip 4–40 MHz main oscillator
 - On-chip FMPLL (frequency-modulated phase-locked loop)
- Up to 120 general purpose I/O lines
 - Individually programmable as input, output or special function
 - Programmable threshold (hysteresis)
- Power reduction mode: slow, stop and stand-by modes
- Flexible supply scheme
 - 5 V single supply with external ballast
 - Multiple external supply: 5 V, 3.3 V and 1.2 V
- Packages
 - 176 LQFP
 - 208 MAPBGA
 - 324 TEPBGA

496-pin CSP (calibration tool only)

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2009–2012. All rights reserved.





Table of Contents

1		duction			3.3
	1.1	Document Overview			
	1.2	Description			
	1.3	Device comparison			3.4
	1.4	Feature details			3.5
		1.4.1 e200z4 core			3.6
		1.4.2 Crossbar Switch (XBAR)			(PC
		1.4.3 eDMA			
		1.4.4 Interrupt controller			
		1.4.5 Memory protection unit (MPU)			
		1.4.6 FMPLL			
		1.4.7 SIU			3.7
		1.4.8 Flash memory	9		3.8
		1.4.9 BAM	10		3.9
		1.4.10 eMIOS	11		
		1.4.11 eTPU2			
		1.4.12 Reaction module	13		3.1
		1.4.13 eQADC	13		3.1
		1.4.14 DSPI	14		3.1
		1.4.15 eSCI	15		3.1
		1.4.16 FlexCAN	15		3.1
		1.4.17 FlexRay	16		3.1
		1.4.18 System timers	17		3.1
		1.4.19 Software watchdog timer (SWT)			
		1.4.20 Cyclic redundancy check (CRC) module			3.1
		1.4.21 Error correction status module (ECSM)			
		1.4.22 External bus interface (EBI)			
		1.4.23 Calibration EBI			
		1.4.24 Power management controller (PMC)			
		1.4.25 Nexus port controller	19		
		1.4.26 JTAG			
		1.4.27 Development Trigger Semaphore (DTS)			
	1.5	MPC5644A series architecture			
		1.5.1 Block diagram			
		1.5.2 Block summary			
2	Pino	ut and signal description			
_	2.1	176 LQFP pinout.		4	Pad
	2.2	208 MAP BGA ballmap		-	4.1
	2.3	324 TEPBGA ballmap			7.1
	2.4	Signal summary			
	2.5	Signal details			
3		trical characteristics		5	Orc
J	3.1	Parameter classification		6	Dog
	3.1	Maximum ratings		O	טטט
	3.2	waxiinum raungs	00		

ა.ა	mermai characteristics	. 07
	3.3.1 General notes for specifications at maximum	
	junction temperature	. 69
3.4	EMI (electromagnetic interference) characteristics	
3.5	Electrostatic discharge (ESD) characteristics	. 71
3.6	Power management control (PMC) and power on res	
(POR	electrical specifications	. 72
	3.6.1 Voltage regulator controller (VRC)	
	electrical specifications	. 75
	3.6.2 Regulator Example	
	3.6.3 Recommended power transistors	. 77
3.7	Power up/down sequencing	
3.8	DC electrical specifications	
3.9	I/O pad current specifications	
	3.9.1 I/O pad V _{RC33} current specifications	
	3.9.2 LVDS pad specifications	
3.10	Oscillator and PLLMRFM electrical characteristics	
3.11	Temperature sensor electrical characteristics	
3.12	eQADC electrical characteristics	
3.13	Configuring SRAM wait states	
3.14	Platform flash controller electrical characteristics	
3.15	Flash memory electrical characteristics	
3.16	AC specifications	
	3.16.1 Pad AC specifications	
3.17	AC timing	
	3.17.1 Reset and configuration pin timing	
	3.17.2 IEEE 1149.1 interface timing	
	3.17.3 Nexus timing	102
	3.17.4 External Bus Interface (EBI) and calibration	
	bus interface timing	
	3.17.5 External interrupt timing (IRQ pin)	
	3.17.6 eTPU timing	
	3.17.7 eMIOS timing	
	3.17.8 DSPI timing	
	3.17.9 eQADC SSI timing	
	3.17.10FlexCAN system clock source	
	ages	
4.1	Package mechanical data	
	4.1.1 176 LQFP	
	4.1.2 208 MAPBGA	
	4.1.3 324 TEPBGA	
	ring information	
D	mont revision history	100



1 Introduction

1.1 Document Overview

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5644A series of microcontroller units (MCUs). For functional characteristics, refer to the MPC5644A Microcontroller Reference Manual.

1.2 Description

The microcontroller's e200z4 host processor core is built on Power Architecture[®] technology and designed specifically for embedded applications. In addition to the Power Architecture technology, this core supports instructions for digital signal processing (DSP).

The MPC5644A has two levels of memory hierarchy consisting of 8 KB of instruction cache, backed by 192 KB on-chip SRAM and 4 MB of internal flash memory. The MPC5644A includes an external bus interface, and also a calibration bus that is only accessible when using the Freescale VertiCal Calibration System.

This document describes the features of the MPC5644A and highlights important electrical and physical characteristics of the device.



1.3 Device comparison

Table 1 summarizes the MPC5644A and compares it to the MPC5634M.

Table 1. MPC5644A, MPC5634M and MPC5642A comparison

Feature	MPC5644A	MPC5634M	MPC5642A				
Process	90 nm						
Core	e200z4	e200z3	e200z4				
SIMD		Yes					
VLE		Yes					
Cache	8 KB instruction	No	8 KB instruction				
Non-Maskable Interrupt (NMI)		NMI & Critical Interrupt	1				
MMU	24 entry	16 entry	24 entry				
MPU	16 entry	No	16 entry				
Crossbar switch	5 × 4	3 × 4	4 × 4				
Core performance	0–150 MHz	0–80 MHz	0–150 MHz				
Windowing software watchdog	Yes						
Core Nexus	Class 3+	Class 2+	Class 3+				
SRAM	192 KB	94 KB	128 KB				
Flash	4 MB	1.5 MB	2 MB				
Flash fetch accelerator	4 × 256-bit	× 128-bit					
External bus	16-bit (incl 32-bit muxed)		None				
Calibration bus	16-bit (incl 32-bit muxed)	16-bit	16-bit (incl 32-bit muxed)				
DMA	64 ch.	32 ch.	64 ch.				
DMA Nexus		None	-				
Serial	3	2	3				
eSCI_A		Yes (MSC Uplink)					
eSCI_B		Yes (MSC Uplink)					
eSCI_C	Yes	No	Yes				
CAN	3	2	3				
CAN_A		64 buf					
CAN_B	64 buf	No	64 buf				
CAN_C	64 buf	32 buf	64 buf				
SPI	3	2	3				



Table 1. MPC5644A, MPC5634M and MPC5642A comparison (continued)

	Feature	MPC5644A MPC5634M MPC5642A							
	Micro Second Channel (MSC) bus downlink		Yes	1					
	DSPI_A		No						
	DSPI_B		Yes (with LVDS)						
	DSPI_C		Yes (with LVDS)						
	DSPI_D	Yes	No	Yes					
Flex	Ray	Yes	No	Yes					
Syste	em timers		5 PIT channels 4 STM channels 1 Software Watchdog						
eMIC	os .	24 ch.	16 ch.	24 ch.					
eTPl	J		32 ch. eTPU2						
	Code memory	14 KB							
	Data memory	3 KB							
Inter	rupt controller	486 ch. ¹	486 ch. ¹ 307 ch.						
ADC		40 ch.	34 ch.	40 ch.					
	ADC_A	Yes							
	ADC_B	Yes Yes							
	Temp sensor								
	Variable gain amp.	Yes							
	Decimation filter	2	1	2					
	Sensor diagnostics		Yes						
CRC		Yes	No	Yes					
FMP	LL		Yes						
VRC			Yes						
Supp	lies	5 V, 3.3 V ²	5 V, 3.3 V ² 5 V, 3.3 V ³						
Low-	power modes	Stop Mode Slow Mode							
Packages		176 LQFP ⁴ 208 MAPBGA ^{4,5} 324 TEPBGA324 ⁶ 496-pin CSP ⁷	144 LQFP 176 LQFP 208 MAPBGA 496-pin CSP ⁷	176 LQFP ⁴ 208 MAPBGA ^{4,5} 324 TEPBGA324 ⁶ 496-pin CSP ⁷					

^{1 199} interrupt vectors are reserved.

MPC5644A Microcontroller Data Sheet, Rev. 7

² 5 V single supply only for 176 LQFP.

³ 5 V single supply only for 144 LQFP.

⁴ Pinout compatible with Freescale's MPC5634M devices.

⁵ Pinout compatible with Freescale's MPC5534.

Ballmap upwardly compatible with the standardized package ballmap used for various Freescale MPC5xxx family members, including MPC5554, MPC5567 and MPC5666.

For Freescale VertiCal Calibration System only.



1.4 Feature details

1.4.1 e200z4 core

MPC5644A devices have a high performance e200z448n3 core processor:

- Dual issue, 32-bit Power Architecture embedded category CPU
- Variable Length Encoding Enhancements
- 8 KB instruction cache: 2- or 4- way set associative instruction cache
- Thirty-two 64-bit general purpose registers (GPRs)
- Memory management unit (MMU) with 24-entry fully-associative translation look-aside buffer (TLB)
- Harvard Architecture: Separate instruction bus and load/store bus
- Vectored interrupt support
- Non-maskable interrupt input
- Critical Interrupt input
- New 'Wait for Interrupt' instruction, to be used with new low power modes
- Reservation instructions for implementing read-modify-write accesses
- Signal processing extension (SPE) APU
- Single Precision Floating point (scalar and vector)
- Nexus Class 3+ debug
- Process ID manipulation for the MMU using an external tool

1.4.2 Crossbar Switch (XBAR)

The XBAR multiport crossbar switch supports simultaneous connections between five master ports and four slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

The crossbar allows three concurrent transactions to occur from the master ports to any slave port but each master must access a different slave. If a slave port is simultaneously requested by more than one master port, arbitration logic selects the higher priority master and grants it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions. Requesting masters are treated with equal priority and are granted access to a slave port in round-robin fashion, based upon the ID of the last master to be granted access. The crossbar provides the following features:

- 5 master ports
 - CPU instruction bus
 - CPU data bus
 - eDMA
 - FlexRay
 - External Bus Interface
- 4 slave ports
 - Flash
 - Calibration and EBI bus
 - SRAM
 - Peripheral bridge
- 32-bit internal address, 64-bit internal data paths

MPC5644A Microcontroller Data Sheet, Rev. 7

Freescale Semiconductor

6



1.4.3 eDMA

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 64 programmable channels, with minimal intervention from the host processor. The hardware micro-architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is utilized to minimize the overall block size. The eDMA module provides the following features:

- All data movement via dual-address transfers: read from source, write to destination
- · Programmable source and destination addresses, transfer size, plus support for enhanced addressing modes
- Transfer control descriptor organized to support two-deep, nested transfer operations
- · An inner data transfer loop defined by a "minor" byte transfer count
- An outer data transfer loop defined by a "major" iteration count
- Channel activation via one of three methods:
 - Explicit software initiation
 - Initiation via a channel-to-channel linking mechanism for continuous transfers
 - Peripheral-paced hardware requests (one per channel)
- Support for fixed-priority and round-robin channel arbitration
- Channel completion reported via optional interrupt requests
- One interrupt per channel, optionally asserted at completion of major iteration count
- Error termination interrupts optionally enabled
- Support for scatter/gather DMA processing
- Ability to suspend channel transfers by a higher priority channel

1.4.4 Interrupt controller

The INTC (interrupt controller) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems.

For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource cannot preempt each other.

The INTC provides the following features:

- 9-bit vector addresses
- Unique vector for each interrupt request source
- Hardware connection to processor or read from register
- Each interrupt source can assigned a specific priority by software
- Preemptive prioritized interrupt requests to processor
- ISR at a higher priority preempts executing ISRs or tasks at lower priorities
- Automatic pushing or popping of preempted priority to or from a LIFO
- Ability to modify the ISR or task priority to implement the priority ceiling protocol for accessing shared resources
- Low latency—three clocks from receipt of interrupt request from peripheral to interrupt request to processor

This device also includes a non-maskable interrupt (NMI) pin that bypasses the INTC and multiplexing logic.



1.4.5 Memory protection unit (MPU)

The Memory Protection Unit (MPU) provides hardware access control for all memory references generated in a device. Using preprogrammed region descriptors, which define memory spaces and their associated access rights, the MPU concurrently monitors all system bus transactions and evaluates the appropriateness of each transfer. Memory references with sufficient access control rights are allowed to complete; references that are not mapped to any region descriptor or have insufficient rights are terminated with a protection error response.

The MPU has these major features:

- Support for 16 memory region descriptors, each 128 bits in size
 - Specification of start and end addresses provide granularity for region sizes from 32 bytes to 4 GB
 - MPU is invalid at reset, thus no access restrictions are enforced
 - Two types of access control definitions: processor core bus master supports the traditional {read, write, execute} permissions with independent definitions for supervisor and user mode accesses; the remaining non-core bus masters (eDMA, FlexRay, and EBI¹) support {read, write} attributes
 - Automatic hardware maintenance of the region descriptor valid bit removes issues associated with maintaining a coherent image of the descriptor
 - Alternate memory view of the access control word for each descriptor provides an efficient mechanism to dynamically alter the access rights of a descriptor only¹
 - For overlapping region descriptors, priority is given to permission granting over access denying as this approach provides more flexibility to system software
- Support for two XBAR slave port connections (SRAM and PBRIDGE)
 - For each connected XBAR slave port (SRAM and PBRIDGE), MPU hardware monitors every port access using the pre-programmed memory region descriptors
 - An access protection error is detected if a memory reference does not hit in any memory region or the reference is flagged as illegal in all memory regions where it does hit. In the event of an access error, the XBAR reference is terminated with an error response and the MPU inhibits the bus cycle being sent to the targeted slave device
 - 64-bit error registers, one for each XBAR slave port, capture the last faulting address, attributes, and detail information

1.4.6 FMPLL

The FMPLL allows the user to generate high speed system clocks from a 4 MHz to 40 MHz crystal oscillator or external clock generator. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable. The PLL has the following major features:

- Input clock frequency from 4 MHz to 40 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Three modes of operation
 - Bypass mode with PLL off
 - Bypass mode with PLL running (default mode out of reset)
 - PLL normal mode
- Each of the three modes may be run with a crystal oscillator or an external clock reference
- Programmable frequency modulation
 - Modulation enabled/disabled through software
 - Triangle wave modulation up to 100 kHz modulation frequency
 - Programmable modulation depth (0% to 2% modulation depth)
 - Programmable modulation frequency dependent on reference frequency
- 1. EBI not available on all packages and is not available, as a master, for customer.

MPC5644A Microcontroller Data Sheet, Rev. 7



- Lock detect circuitry reports when the PLL has achieved frequency lock and continuously monitors lock status to report loss of lock conditions
- · Clock Quality Module
 - Detects the quality of the crystal clock and causes interrupt request or system reset if error is detected
 - Detects the quality of the PLL output clock; if error detected, causes system reset or switches system clock to crystal clock and causes interrupt request
- Programmable interrupt request or system reset on loss of lock
- Self-clocked mode (SCM) operation

1.4.7 SIU

The MPC5644A SIU controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation. The reset configuration block contains the external pin boot configuration logic. The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU. The reset controller performs reset monitoring of internal and external reset sources, and drives the RSTOUT pin. Communication between the SIU and the e200z4 CPU core is via the crossbar switch. The SIU provides the following features:

- System configuration
 - MCU reset configuration via external pins
 - Pad configuration control for each pad
 - Pad configuration control for virtual I/O via DSPI serialization
- System reset monitoring and generation
 - Power-on reset support
 - Reset status register provides last reset source to software
 - Glitch detection on reset input
 - Software controlled reset assertion
- External interrupt
 - Rising or falling edge event detection
 - Programmable digital filter for glitch rejection
 - Critical Interrupt request
 - Non-Maskable Interrupt request
- GPIO
 - Centralized control of I/O and bus pins
 - Virtual GPIO via DSPI serialization (requires external deserialization device)
 - Dedicated input and output registers for setting each GPIO and Virtual GPIO pin
- Internal multiplexing
 - Allows serial and parallel chaining of DSPIs
 - Allows flexible selection of eQADC trigger inputs
 - Allows selection of interrupt requests between external pins and DSPI

1.4.8 Flash memory

The MPC5644A provides up to 4 MB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used to store instructions or data, or both. The flash module includes a Fetch Accelerator that optimizes the performance of the flash array to match the CPU architecture. The flash module interfaces the system bus to a dedicated flash memory array controller. For CPU 'loads', DMA transfers and CPU instruction fetch, it supports a 64-bit data bus width at the system bus port,



and 128- and 256-bit read data interfaces to flash memory. The module contains a prefetch controller which prefetches sequential lines of data from the flash array into the buffers. Prefetch buffer hits allow no-wait responses.

The flash memory provides the following features:

- Supports a 64-bit data bus for instruction fetch, CPU loads and DMA access. Byte, halfword, word and doubleword reads are supported. Only aligned word and doubleword writes are supported.
- Fetch Accelerator
 - Architected to optimize the performance of the flash
 - Configurable read buffering and line prefetch support
 - Four-entry 256-bit wide line read buffer
 - Prefetch controller
- Hardware and software configurable read and write access protections on a per-master basis
- Interface to the flash array controller pipelined with a depth of one, allowing overlapped accesses to proceed in parallel for interleaved or pipelined flash array designs
- Configurable access timing usable in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (0-31 additional cycles) usable for emulation of other memory types
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page size of 128 bits (four words)
- ECC with single-bit correction, double-bit detection
- Program page size of 128 bits (four words) to accelerate programming
- ECC single-bit error corrections are visible to software
- Minimum program size is two consecutive 32-bit words, aligned on a 0-modulo-8 byte address, due to ECC
- Embedded hardware program and erase algorithm
- Erase suspend, program suspend and erase-suspended program
- Shadow information stored in non-volatile shadow block
- Independent program/erase of the shadow block

1.4.9 BAM

The BAM (Boot Assist Module) is a block of read-only memory that is programmed once by Freescale and is identical for all MPC5644A MCUs. The BAM program is executed every time the MCU is powered-on or reset in normal mode. The BAM supports different modes of booting. They are:

- Booting from internal flash memory
- Serial boot loading (A program is downloaded into RAM via eSCI or the FlexCAN and then executed)
- Booting from external memory on external bus

The BAM also reads the reset configuration half word (RCHW) from internal flash memory and configures the MPC5644A hardware accordingly. The BAM provides the following features:

- Sets up MMU to cover all resources and mapping of all physical addresses to logical addresses with minimum address translation
- Sets up MMU to allow user boot code to execute as either Power Architecture embedded category (default) or as Freescale VLE code
- Location and detection of user boot code
- Automatic switch to serial boot mode if internal flash is blank or invalid
- Supports user programmable 64-bit password protection for serial boot mode
- Supports serial bootloading via FlexCAN bus and eSCI using Freescale protocol



- Supports serial bootloading via FlexCAN bus and eSCI with auto baud rate sensing
- Supports serial bootloading of either Power Architecture code (default) or Freescale VLE code
- Supports booting from calibration bus interface
- Supports censorship protection for internal flash memory
- Provides an option to enable the core watchdog timer
- Provides an option to disable the system watchdog timer

1.4.10 eMIOS

The eMIOS timer module provides the capability to generate or measure events in hardware.

The eMIOS module features include:

- Twenty-four 24-bit wide channels
- 3 channels' internal timebases can be shared between channels
- 1 Timebase from eTPU2 can be imported and used by the channels
- Global enable feature for all eMIOS and eTPU timebases
- Dedicated pin for each channel (not available on all package types)

Each channel (0–23) supports the following functions:

- General-purpose input/output (GPIO)
- Single-action input capture (SAIC)
- Single-action output compare (SAOC)
- Output pulse-width modulation buffered (OPWMB)
- Input period measurement (IPM)
- Input pulse-width measurement (IPWM)
- Double-action output compare (DAOC)
- Modulus counter buffered (MCB)
- Output pulse width and frequency modulation buffered (OPWFMB)

1.4.11 eTPU2

Freescale Semiconductor

The eTPU2 is an enhanced co-processor designed for timing control. Operating in parallel with the host CPU, the eTPU2 processes instructions and real-time input events, performs output waveform generation, and accesses shared data without host intervention. Consequently, for each timer event, the host CPU setup and service times are minimized or eliminated. A powerful timer subsystem is formed by combining the eTPU2 with its own instruction and data RAM. High-level assembler/compiler and documentation allows customers to develop their own functions on the eTPU2.

MPC5644A devices feature the second generation of the eTPU, called eTPU2. Enhancements of the eTPU2 over the standard eTPU include:

- The Timer Counter (TCR1), channel logic and digital filters (both channel and the external timer clock input [TCRCLK]) now have an option to run at full system clock speed or system clock / 2.
- Channels support unordered transitions: transition 2 can now be detected before transition 1. Related to this enhancement, the transition detection latches (TDL1 and TDL2) can now be independently negated by microcode.
- A new User Programmable Channel Mode has been added: the blocking, enabling, service request and capture characteristics of this channel mode can be programmed via microcode.
- Microinstructions now provide an option to issue Interrupt and Data Transfer requests selected by channel. They can also be requested simultaneously at the same instruction.
- Channel Flags 0 and 1 can now be tested for branching, in addition to selecting the entry point.
- Channel digital filters can be bypassed.

MPC5644A Microcontroller Data Sheet, Rev. 7

11





The eTPU2 includes these distinctive features:

- 32 channels; each channel associated with one input and one output signal
 - Enhanced input digital filters on the input pins for improved noise immunity
 - Identical, orthogonal channels: each channel can perform any time function. Each time function can be assigned to more than one channel at a given time, so each signal can have any functionality.
 - Each channel has an event mechanism which supports single and double action functionality in various combinations. It includes two 24-bit capture registers, two 24-bit match registers, 24-bit greater-equal and equal-only comparators.
 - Input and output signal states visible from the host
- 2 independent 24-bit time bases for channel synchronization:
 - First time base clocked by system clock with programmable prescale division from 2 to 512 (in steps of 2), or by output of second time base prescaler
 - Second time base counter can work as a continuous angle counter, enabling angle based applications to match angle instead of time
 - Both time bases can be exported to the eMIOS timer module
 - Both time bases visible from the host
- Event-triggered microengine:
 - Fixed-length instruction execution in two-system-clock microcycle
 - 14 KB of code memory (SCM)
 - 3 KB of parameter (data) RAM (SPRAM)
 - Parallel execution of data memory, ALU, channel control and flow control sub-instructions in selected combinations
 - 32-bit microengine registers and 24-bit wide ALU, with 1 microcycle addition and subtraction, absolute value, bitwise logical operations on 24-bit, 16-bit, or byte operands, single-bit manipulation, shift operations, sign extension and conditional execution
 - Additional 24-bit Multiply/MAC/Divide unit which supports all signed/unsigned Multiply/MAC combinations, and unsigned 24-bit divide. The MAC/Divide unit works in parallel with the regular microcode commands.
- Resource sharing features support channel use of common channel registers, memory and microengine time:
 - Hardware scheduler works as a "task management" unit, dispatching event service routines by predefined, host-configured priority
 - Automatic channel context switch when a "task switch" occurs, that is, one function thread ends and another begins to service a request from other channel: channel-specific registers, flags and parameter base address are automatically loaded for the next serviced channel
 - SPRAM shared between host CPU and eTPU2, supporting communication either between channels and host or inter-channel
 - Hardware implementation of four semaphores support coherent parameter sharing between both eTPU engines
 - Dual-parameter coherency hardware support allows atomic access to two parameters by host
- Test and development support features:
 - Nexus Class 1 debug, supporting single-step execution, arbitrary microinstruction execution, hardware breakpoints and watchpoints on several conditions
 - Software breakpoints
 - SCM continuous signature-check built-in self test (MISC multiple input signature calculator), runs concurrently with eTPU2 normal operation

12



1.4.12 Reaction module

The reaction module provides the ability to modulate output signals to manage closed loop control without CPU assistance. It works in conjunction with the eQADC and eTPU2 to increase system performance by removing the CPU from the current control loop.

The reaction module has the following features:

- Six reaction channels
- Each channel output is a bus of three signals, providing ability to control 3 inputs.
- Each channel can implement a peak and hold waveform, making it possible to implement up to six independent peak and hold control channels

Target applications include solenoid control for direct injection systems and valve control in automatic transmissions

1.4.13 eQADC

The enhanced queued analog to digital converter (eQADC) block provides accurate and fast conversions for a wide range of applications. The eQADC provides a parallel interface to two on-chip analog to digital converters (ADC), and a single master to single slave serial interface to an off-chip external device. Both on-chip ADCs have access to all the analog channels.

The eQADC prioritizes and transfers commands from six command conversion command 'queues' to the on-chip ADCs or to the external device. The block can also receive data from the on-chip ADCs or from an off-chip external device into the six result queues, in parallel, independently of the command queues. The six command queues are prioritized with Queue_0 having the highest priority and Queue_5 the lowest. Queue_0 also has the added ability to bypass all buffering and queuing and abort a currently running conversion on either ADC and start a Queue_0 conversion. This means that Queue_0 will always have a deterministic time from trigger to start of conversion, irrespective of what tasks the ADCs were performing when the trigger occurred. The eQADC supports software and external hardware triggers from other blocks to initiate transfers of commands from the queues to the on-chip ADCs or to the external device. It also monitors the fullness of command queues and result queues, and accordingly generates DMA or interrupt requests to control data movement between the queues and the system memory, which is external to the eQADC.

The ADCs also support features designed to allow the direct connection of high impedance acoustic sensors that might be used in a system for detecting engine knock. These features include differential inputs; integrated variable gain amplifiers for increasing the dynamic range; programmable pull-up and pull-down resistors for biasing and sensor diagnostics.

The eQADC also integrates a programmable decimation filter capable of taking in ADC conversion results at a high rate, passing them through a hardware low pass filter, then down-sampling the output of the filter and feeding the lower sample rate results to the result FIFOs. This allows the ADCs to sample the sensor at a rate high enough to avoid aliasing of out-of-band noise; while providing a reduced sample rate output to minimize the amount DSP processing bandwidth required to fully process the digitized waveform.

The eQADC provides the following features:

- Dual on-chip ADCs
 - 2 × 12-bit ADC resolution
 - Programmable resolution for increased conversion speed (12-bit, 10-bit, 8-bit)
 - 12-bit conversion time: 938 ns (1 M sample/sec)
 - 10-bit conversion time: 813 ns (1.2 M sample/second)
 - 8-bit conversion time: 688 ns (1.4 M sample/second)
 - Up to 10-bit accuracy at 500 KSample/s and 8-bit accuracy at 1 MSample/s
 - Differential conversions
 - Single-ended signal range from 0 to 5 V
 - Variable gain amplifiers on differential inputs $(\times 1, \times 2, \times 4)$
 - Sample times of 2 (default), 8, 64 or 128 ADC clock cycles

MPC5644A Microcontroller Data Sheet, Rev. 7



- Provides time stamp information when requested
- Allows time stamp information relative to eTPU clock sources, such as an angle clock
- Parallel interface to eQADC CFIFOs and RFIFOs
- Supports both right-justified unsigned and signed formats for conversion results
- 40 single-ended input channels, expandable to 56 channels with external multiplexers (supports four external 8-to-1 muxes)
- 8 channels can be used as 4 pairs of differential analog input channels
- Differential channels include variable gain amplifier for improved dynamic range
- Differential channels include programmable pull-up and pull-down resistors for biasing and sensor diagnostics (200 k Ω , 100 k Ω , 5 k Ω)
- Additional internal channels for monitoring voltages (such as core voltage, I/O voltage, LVI voltages, etc.) inside the
 device
- An internal bandgap reference to allow absolute voltage measurements
- Silicon die temperature sensor
 - Provides temperature of silicon as an analog value
 - Read using an internal ADC analog channel
 - May be read with either ADC
- 2 Decimation Filters
 - Programmable decimation factor (1 to 16)
 - Selectable IIR or FIR filter
 - Up to 4th order IIR or 8th order FIR
 - Programmable coefficients
 - Saturated or non-saturated modes
 - Programmable Rounding (Convergent; Two's Complement; Truncated)
 - Prefill mode to precondition the filter before the sample window opens
 - Supports Multiple Cascading Decimation Filters to implement more complex filter designs
 - Optional Absolute Integrators on the output of Decimation Filters
- Full duplex synchronous serial interface to an external device
 - Free-running clock for use by an external device
 - Supports a 26-bit message length
- · Priority based queues
 - Supports six queues with fixed priority. When commands of distinct queues are bound for the same ADC, the higher priority queue is always served first
 - Queue_0 can bypass all prioritization, buffering and abort current conversions to start a Queue_0 conversion a
 deterministic time after the queue trigger
 - Supports software and hardware trigger modes to arm a particular queue
 - Generates interrupt when command coherency is not achieved
- External hardware triggers
 - Supports rising edge, falling edge, high level and low level triggers
 - Supports configurable digital filter

1.4.14 DSPI

The deserial serial peripheral interface (DSPI) block provides a synchronous serial interface for communication between the MPC5644A MCU and external devices. The DSPI supports pin count reduction through serialization and deserialization of eTPU and eMIOS channels and memory-mapped registers. The channels and register content are transmitted using a SPI-like protocol. This SPI-like protocol is completely configurable for baud rate, polarity and phase, frame length, chip select assertion,



etc. Each bit in the frame may be configured to serialize either eTPU channels, eMIOS channels or GPIO signals. The DSPI can be configured to serialize data to an external device that implements the Microsecond Bus protocol. There are three identical DSPI blocks on the MPC5644A MCU. The DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) to improve high speed operation.

DSPI module features include:

- Selectable LVDS pads working at 40 MHZ for SOUT and SCK pins for DSPI_B and DSPI_C
- 3 sources of serialized data: eTPU_A, eMIOS output channels and memory-mapped register in the DSPI
- 4 destinations for descrialized data: eTPU_A and eMIOS input channels, SIU external Interrupt input request, memory-mapped register in the DSPI
- 32-bit DSI and TSB modes require 32 PCR registers, 32 GPO and GPI registers in the SIU to select either GPIO, eTPU
 or eMIOS bits for serialization
- The DSPI Module can generate and check parity in a serial frame

1.4.15 eSCI

Three enhanced serial communications interface (eSCI) modules provide asynchronous serial communications with peripheral devices and other MCUs, and include support to interface to Local Interconnect Network (LIN) slave devices. Each eSCI block provides the following features:

- Full-duplex operation
- Standard mark/space non-return-to-zero (NRZ) format
- 13-bit baud rate selection
- Programmable 8-bit or 9-bit, data format
- Programmable 12-bit or 13-bit data format for Timed Serial Bus (TSB) configuration to support the Microsecond bus standard
- Automatic parity generation
- LIN support
 - Autonomous transmission of entire frames
 - Configurable to support all revisions of the LIN standard
 - Automatic parity bit generation
 - Double stop bit after bit error
 - 10- or 13-bit break support
- Separately enabled transmitter and receiver
- Programmable transmitter output parity
- 2 receiver wake-up methods:
 - Idle line wake-up
 - Address mark wake-up
- Interrupt-driven operation with flags
- · Receiver framing error detection
- · Hardware parity checking
- 1/16 bit-time noise detection
- DMA support for both transmit and receive data
 - Global error bit stored with receive data in system RAM to allow post processing of errors

1.4.16 FlexCAN

The MPC5644A MCU includes three controller area network (FlexCAN) blocks. The FlexCAN module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to

MPC5644A Microcontroller Data Sheet, Rev. 7



be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. Each FlexCAN module contains 64 message buffers.

The FlexCAN modules provide the following features:

- Based on and including all existing features of the Freescale TouCAN module
- Full Implementation of the CAN protocol specification, Version 2.0B
 - Standard data and remote frames
 - Extended data and remote frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbit/s
- Content-related addressing
- 64 message buffers of zero to eight bytes data length
- Individual Rx Mask Register per message buffer
- Each message buffer configurable as Rx or Tx, all supporting standard and extended messages
- Includes 1088 bytes of embedded memory for message buffer storage
- Includes 256-byte memory for storing individual Rx mask registers
- Full featured Rx FIFO with storage capacity for six frames and internal pointer handling
- Powerful Rx FIFO ID filtering, capable of matching incoming IDs against 8 extended, 16 standard or 32 partial (8 bits) IDs, with individual masking capability
- Selectable backwards compatibility with previous FlexCAN versions
- Programmable clock source to the CAN Protocol Interface, either system clock or oscillator clock
- Listen only mode capability
- Programmable loop-back mode supporting self-test operation
- 3 programmable Mask Registers
- Programmable transmit-first scheme: lowest ID, lowest buffer number or highest priority
- Time Stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Warning interrupts when the Rx and Tx Error Counters reach 96
- Independent of the transmission medium (an external transceiver is assumed)
- Multi-master concept
- High immunity to EMI
- Short latency time due to an arbitration scheme for high-priority messages
- Low power mode, with programmable wake-up on bus activity

1.4.17 **FlexRay**

The MPC5644A includes one dual-channel FlexRay module that implements the FlexRay Communications System Protocol Specification, Version 2.1 Rev A. Features include:

- Single channel support
- FlexRay bus data rates of 10 Mbit/s, 8 Mbit/s, 5 Mbit/s, and 2.5 Mbit/s supported
- 128 message buffers, each configurable as:
 - Receive message buffer
 - Single buffered transmit message buffer
 - Double buffered transmit message buffer (combines two single buffered message buffer)
- 2 independent receive FIFOs

16



- 1 receive FIFO per channel
- Up to 255 entries for each FIFO
- · ECC support

1.4.18 System timers

The system timers include two distinct types of system timer:

- Periodic interrupts/triggers using the Periodic Interrupt Timer (PIT)
- Operating system task monitors using the System Timer Module (STM)

1.4.18.1 Periodic interrupt timer (PIT)

The PIT provides five independent timer channels, capable of producing periodic interrupts and periodic triggers. The PIT has no external input or output pins and is intended to provide system 'tick' signals to the operating system, as well as periodic triggers for eQADC queues. Of the five channels in the PIT, four are clocked by the system clock and one is clocked by the crystal clock. This one channel is also referred to as Real-Time Interrupt (RTI) and is used to wake up the device from low power stop mode.

The following features are implemented in the PIT:

- 5 independent timer channels
- Each channel includes 32-bit wide down counter with automatic reload
- 4 channels clocked from system clock
- 1 channel clocked from crystal clock (wake-up timer)
- Wake-up timer remains active when System STOP mode is entered; used to restart system clock after predefined time-out period
- Each channel optionally able to generate an interrupt request or a trigger event (to trigger eQADC queues) when timer reaches zero

1.4.18.2 System timer module (STM)

The System Timer Module (STM) is designed to implement the software task monitor as defined by AUTOSAR¹. It consists of a single 32-bit counter, clocked by the system clock, and four independent timer comparators. These comparators produce a CPU interrupt when the timer exceeds the programmed value.

The following features are implemented in the STM:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

1.4.19 Software watchdog timer (SWT)

The Software Watchdog Timer (SWT) is a second watchdog module to complement the standard Power Architecture watchdog integrated in the CPU core. The SWT is a 32-bit modulus counter, clocked by the system clock or the crystal clock, that can provide a system reset or interrupt request when the correct software key is not written within the required time window.

The following features are implemented:

- 32-bit modulus counter
- Clocked by system clock or crystal clock

1.AUTOSAR: AUTomotive Open System ARchitecture (see http://www.autosar.org)

MPC5644A Microcontroller Data Sheet, Rev. 7



- Optional programmable watchdog window mode
- Can optionally cause system reset or interrupt request on timeout
- Reset by writing a software key to memory mapped register
- Enabled out of reset
- Configuration is protected by a software key or a write-once register

1.4.20 Cyclic redundancy check (CRC) module

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC features:

- Support for CRC-16-CCITT (x25 protocol):
 - $X^{16} + X^{12} + X^5 + 1$
- Support for CRC-32 (Ethernet protocol):

$$- X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$$

• Zero wait states for each write/read operations to the CRC CFG and CRC INP registers at the maximum frequency

1.4.21 Error correction status module (ECSM)

The ECSM provides a myriad of miscellaneous control functions regarding program-visible information about the platform configuration and revision levels, a reset status register, a software watchdog timer, wakeup control for exiting sleep modes, and information on platform memory errors reported by error-correcting codes and/or generic access error information for certain processor cores.

The Error Correction Status Module supports a number of miscellaneous control functions for the platform. The ECSM includes these features:

- Registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
- For test purposes, optional registers to specify the generation of double-bit memory errors are enabled on the MPC5644A.

The sources of the ECC errors are:

- Flash
- SRAM
- Peripheral RAM (FlexRay, CAN, eTPU2 Parameter RAM)

1.4.22 External bus interface (EBI)

The MPC5644A device features an external bus interface that is available in 324 TEPBGA and calibration packages.

The EBI supports operation at frequencies of system clock /1, /2 and /4, with a maximum frequency support of 80 MHz. Customers running the device at 120 MHz or 132 MHz will use the /2 divider, giving an EBI frequency of 60 MHz or 66 MHz. Customers running the device at 80 MHz will be able to use the /1 divider to have the EBI run at the full 80 MHz frequency.

Features include:

- 1.8 V to 3.3 V \pm 10% I/O (1.6 V to 3.6 V)
- Memory controller with support for various memory types
- 16-bit data bus, up to 22-bit address bus
- Pin muxing included to support 32-bit muxed bus
- Selectable drive strength
- Configurable bus speed modes
- · Bus monitor
- Configurable wait states

MPC5644A Microcontroller Data Sheet, Rev. 7



1.4.23 Calibration EBI

The Calibration EBI controls data transfer across the crossbar switch to/from memories or peripherals attached to the VertiCal connector in the calibration address space. The Calibration EBI is only available in the VertiCal Calibration System.

Features include:

- 1.8 V to 3.3 V \pm 10% I/O (1.6 V to 3.6 V)
- Memory controller supports various memory types
- 16-bit data bus, up to 22-bit address bus
- Pin muxing supports 32-bit muxed bus
- Selectable drive strength
- Configurable bus speed modes
- · Bus monitor
- Configurable wait states

1.4.24 Power management controller (PMC)

The power management controller contains circuitry to generate the internal 3.3 V supply and to control the regulation of 1.2 V supply with an external NPN ballast transistor. It also contains low voltage inhibit (LVI) and power-on reset (POR) circuits for the 1.2 V supply, the 3.3 V supply, the 3.3 V/5 V supply of the closest I/O segment (VDDEH1) and the 5 V supply of the regulators (VDDREG).

1.4.25 Nexus port controller

The NPC (Nexus Port Controller) block provides real-time Nexus Class3+ development support capabilities for the MPC5644A Power Architecture-based MCU in compliance with the IEEE-ISTO 5001-2003 and 2010 standards. MDO port widths of 4 pins and 12 pins are available in all packages.

1.4.26 JTAG

The JTAGC (JTAG Controller) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE 1149.1-2001 standard and supports the following features:

- IEEE 1149.1-2001 Test Access Port (TAP) interface 4 pins (TDI, TMS, TCK, and TDO)
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD, HIGHZ, CLAMP
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS AUX TAP NPC
 - ACCESS_AUX_TAP_ONCE
 - ACCESS AUX TAP eTPU
 - ACCESS CENSOR
- 3 test data registers to support JTAG Boundary Scan mode
 - Bypass register
 - Boundary scan register
 - Device identification register
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry
- · Censorship Inhibit Register

MPC5644A Microcontroller Data Sheet, Rev. 7



- 64-bit Censorship password register
- If the external tool writes a 64-bit password that matches the Serial Boot password stored in the internal flash shadow row, Censorship is disabled until the next system reset.

1.4.27 Development Trigger Semaphore (DTS)

MPC5644A devices include a system development feature, the Development Trigger Semaphore (DTS) module, that enables software to signal an external tool by driving a persistent (affected only by reset or an external tool) signal on an external device pin. There is a variety of ways this module can be used, including as a component of an external real-time data acquisition system

1.5 MPC5644A series architecture

1.5.1 Block diagram

Figure 1 shows a top-level block diagram of the MPC5644A series.






Figure 1. MPC5644A series block diagram



1.5.2 Block summary

Table 2 summarizes the functions of the blocks present on the MPC5644A series microcontrollers.

Table 2. MPC5644A series block summary

Block	Function					
Boot assist module (BAM)	Block of read-only memory containing executable code that searches for user-supplied boot code and, if none is found, executes the BAM boot code resident in device ROM.					
Calibration Bus interface	Transfers data across the crossbar switch to/from peripherals attached to the calibration system connector.					
Controller area network (FlexCAN)	Supports the standard CAN communications protocol.					
Crossbar switch (XBAR)	Internal busmaster.					
Cyclic redundancy check (CRC)	CRC checksum generator.					
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices.					
e200z4 core	Executes programs and interrupt handlers.					
Enhanced direct memory access (eDMA)	Performs complex data movements with minimal intervention from the core.					
Enhanced modular input-output system (eMIOS)	Provides the functionality to generate or measure events.					
Enhanced queued analog-to-digital converter (eQADC)	Provides accurate and fast conversions for a wide range of applications.					
Enhanced serial communication interface (eSCI)	Provides asynchronous serial communication capability with peripheral devices and other microcontroller units.					
Enhanced time processor unit (eTPU2)	Second-generation co-processor processes real-time input events, performs output waveform generation, and accesses shared data without host intervention.					
Error Correction Status Module (ECSM)	The Error Correction Status Module supports a number of miscellaneous control functions for the platform, and includes registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented					
External bus interface (EBI)	Enables expansion of internal bus to enable connection of external memory or peripherals.					
Flash memory	Provides storage for program code, constants, and variables.					
FlexRay	Provides high-speed distributed control for advanced automotive applications.					
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests.					
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode.					
Memory protection unit (MPU)	Provides hardware access control for all memory references generated.					
Nexus port controller (NPC)	Provides real-time development support capabilities in compliance with the IEEE-ISTO 5001-2003 standard.					

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 2. MPC5644A series block summary (continued)

Block	Function				
Reaction Module (REACM)	Works in conjunction with the eQADC and eTPU2 to increase system performance by removing the CPU from the current control loop.				
System Integration Unit (SIU)	Controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation.				
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables.				
System timers	Includes periodic interrupt timer with real-time interrupt; output compare timer and system watchdog timer.				
Temperature sensor	Provides the temperature of the device as an analog value.				



2 Pinout and signal description

This section contains the pinouts for all production packages for the MPC5644A family of devices.

CAUTION


Any pins labeled "NC" are to be left unconnected. Any connection to an external circuit or voltage may cause unpredictable device behavior or damage.

MPC5644A Microcontroller Data Sheet, Rev. 7

24



2.1 176 LQFP pinout



Note: Pin 96 (VSS) should be tied low.

Figure 2. 176-pin LQFP pinout (top view)

MPC5644A Microcontroller Data Sheet, Rev. 7

208 MAP BGA ballmap

	∢	В	O	۵	ш	ш	g	I		×		Σ	z	۵	œ	-	-
16	NSS	VDD	TCK	N N	MSE01	JCOMP	DSPI_B_ PCS0	DSPI_B_ PCS1	DSPI_B_ SCK	VDDREG	RESET	NSS	EXTAL	XTAL	VDDPLL	SSA	16
15	VRC33	SSA	MSE00	EVTO	EVTI	MCKO	DSPI_B_ SIN	DSPI_B_ PCS2_	GPI098	RSTOUT	WKPCFG	BOOTCFG1	NC	NC	SSA	VDD	15
4	MD00	MD01	SSA	TMS	П	ОДТ	DSPI_B_ PCS3_	DSPI_B_ PCS4	SCI_A_TX	SCI_A_RX	CAN C RX	PLLREF	VRCCTL	NSS	VDD	ENGCLK	14
13	MD02	MDO3	AN15-FCK	NSS	S	VDDEH6AB	DSPI_B_ SOUT	GPI099	DSPI_B_ PCS5_	CAN_C_TX	SCI_B_TX	SCI_B_RX	VSS1	VDD	CAN_B_RX	VDDE5	13
12	AN12-SDS	AN13-SDO	AN14-SDI	VDDEH7									VRC33	CAN_A_TX	CAN_A_RX	CAN_B_TX	12
7	0ASSV	VDDA0	AN33	AN35									MDO7_ ETPUA19_O	MDO8_ ETPUA21_O	EMIOS23	MDO6_ ETPUA13_O	11
10	AN27	AN28	AN32	AN31			NSS	NSS	NSS	NSS			EMIOS12	MDO4_ ETPUA2_O	MDO10_ ETPUA27_O	MDO5_ ETPUA4_O	10
თ	VRL	AN25	AN23	AN30			NSS	NSS	NSS	NSS			VDDEH4AB	MDO11_ ETPUA29_O	EMIOS14	EMIOS15	6
ω	VRH	AN22	AN7	AN24			SSA	NSS	SSA	SSA			EMIOS10	EMIOS8	EMIOS11	EMIOS13	8
7	AN5	REFBYPC	AN3	AN6			NSS	NSS	NSS	NSS			EMIOS2	EMIOS6	EMIOS9	MDO9_ ETPUA25_O	7
9	AN1	AN4	AN16	AN2							_		VRC33	S	EMIOS3	GPI0219	9
Ŋ	VSSA1	ANO	AN34	AN18									VDD	GPI0207	EMIOS4	EMIOS1	5
4	VDDA1	AN21	AN17	VSS	VDD	AN36	ETPUA21	ETPUA18	ETPUA13	VDDEH1AB	TCRCLKA	ETPUAS	\SS	VDD	GPI0206	EMIOSO	4
ო	AN11	AN8	SSA	QQA	AN37	ETPUA26	ETPUA25	ETPUA17	ETPUA14	ETPUA7	ETPUA6	ETPUA1	ETPUA0	SSA	ADD	NC	8
2	AN9	NSS	ADD	AN39	ETPUA31	ETPUA29	ETPUA27	ETPUA22	ETPUA19	ETPUA15	ETPUA11	ETPUA9	ETPUA4	ETPUA2	NSS	VDD	2
-	SSA	VDD	VSTBY	VRC33	ETPUA30	ETPUA28	ETPUA24	ETPUA23	ETPUA20	ETPUA16	ETPUA12	ETPUA10	ETPUA8	ETPUA3	NC	NSS	-
	⋖	В	O		Ш	ш	G	I	_	\prec	_	Σ	Z	۵	\simeq	⊢	

¹ This pin (N13) should be tied low.

Figure 3. 208-pin MAPBGA package ballmap (viewed from above)

1	VRL	AN30	AN29	AN28					NSS	NSS	VSS
10	VRH	REFBYPC	AN27	AN26					NSS	NSS	VSS
ō	AN25	AN24	AN7	AN22					SSA	SSA	VSS
80	AN23	AN5	AN6	AN3							
7	VSSA1	AN4	AN1	AN2							
9	VDDA1	AN21	ANO	AN19							
Ŋ	AN37	9EN9	ANZO	QQA							
4	AN17	AN18	VDD	NSS	VSTBY	VDDREG	MD03	ES:0	RD_WR	VDDEH1AB	ETPUA30
က	AN16	ADD	NSS	AN38	VDDA0	MD00	MD02	OE	BDIP	TS	ETPUA29
7	VDD	SSA	AN9 ANX	AN39	VSSA0	VRCCTL	MDO1	CS2	WE0	TA	ETPUA26
-	NSS	VRC33	AN11	AN10 ANY	AN8 ANW	MCKO	CS0	CS1	WE1	ETPUA31	ETPUA27

Figure 4. 324-pin TEPBGA package ballmap (northwest, viewed from above)

Ŋ

В

NSS	VDDE5	VRC33
VDDE2	NSS	VSS
VDDE2	NSS	VSS

VDDE2	NSS	SSA					DATA14	DATA15	ETPUA9	CLKOUT	6
							VDDE5	DATA13	DATA12	DATA11	8
							DATA10	DATA9	DATA8	DATA7	7
							DATA6	DATA5	DATA4	DATA3	9
							VDDE5	DATA0	DATA1	DATA2	2
ETPUA28	ETPUA21	ADDR17	ADDR20	ADDR24	ADDR28	ADDR31	NSS	VDD	ETPUA10	ETPUA11	4
ETPUA25	ETPUA22	ADDR16	урре-ен	ADDR23	ADDR27	ADDR30	ETPUA18	NSS	ADD	ETPUA12	3
ETPUA24	ADDR12	ADDR15	ADDR19	ADDR22	ADDR26	VDDE-EH	ETPUA19	ETPUA16	ETPUA14	ETPUA13	2
ETPUA23	ADDR13	ADDR14	ADDR18	ADDR21	ADDR25	ADDR29	ETPUA20	ETPUA17	ETPUA15	NSS	1
Σ	z	۵	ď	—	⊃	>	>	>-	¥	АВ	•

ETPUA3

ETPUA8

ETPUA2

ETPUA7

Ξ

9

ETPUA6

Figure 5. 324-pin TEPBGA package ballmap (southwest, viewed from above)

	∢	В	O	٥	Ш
22	SSA	VDDEH7	GΩΛ	IQL	ON
21	ADD	NSS	VDDEH7	TCK	TDO
20	VDD	MDO5_ ETPUA4_O	NSS	VDDEH7	TMS
19	MDO10_ ETPUA27_O	MDO4_ ETPUA2_O	MDO11_ ETPUA29_O	NSS	VDDEH7
8	MDO8_ MDO10_ ETPUA21_O ETPUA27_O	DSPI_A_SIN ETPUA19_O	DSPI_A_SCK MDO6_ MDO11_ ETPUA13_O ETPUA29_O	MDO9_ ETPUA25_O	
17	DSPI_A_ SOUT	DSPI_A_SIN	DSPI_A_SCK	NSS	
16	PSPI_A_ PCS5	DSPI_A_ PCS4	DSPI_A_ PCS1	PSPI_A_ PCS0	
15	GP10203	GPIO99	GPI098	VDDEH7	
4	AN15-FCK	GPI0207	GPI0206	GPI0204	
13	AN14-SDI	AN13-SDO	AN12-SDS	AN35	
12	AN34	AN33	AN32	AN31	

Downloaded from Arrow.com.

VDDEH7	SSA	SSA
NSS	NSS	NSS
VSS	NSS	NSS

 \neg

 \checkmark

DSPI_B_SCK

SC

_

2

NSS

SC

ш

2

VSS

JCOMP

VDDEH7

Ŋ

MSE01

MSE00

EVTO

RDY

I

DSPI_B_SIN

EVTI

VDDEH7

DSPI_B_ SOUT

Figure 6. 324-pin TEPBGA package ballmap (northeast, viewed from above)

Σ	z	۵	<u>~</u>	—	<u> </u>	>	>	>	*	AB	
VDDEH6AB	NC	RSTCFG	RESET	VSS	EXTAL	XTAL	VDDPLL	CAN_B_TX	VDD	VSS	22
NC	VSS	RSTOUT	NC	VSS ¹	BOOTCFG1	PLLREF	CAN_B_RX	ADD	NSS	SCI_B_TX	21
NC	SCI_A_TX	SCI_A_RX	NC	BOOTCFG0	PLLCFG1	CAN_C_RX	VDD	VSS	WKPCFG	SCI_B_RX	20
VRC33	NC	CAN_C_TX	NC	NSS	VDDEH6AB	SCI_C_RX	SCI_C_TX	CAN_A_RX	VDDEH4AB	CAN_A_TX	19
							EMIOS23	EMIOS22	EMIOS21	EMIOS20	18
							EMIOS16	EMIOS17	EMIOS18	EMIOS19	17
							EMIOS15	EMIOS14	EMIOS13	EMIOS12	16
							EMIOS8	EMIOS9	EMIOS10	EMIOS11	15
VSS	VSS	VSS					VDDEH4AB	EMIOS5	EMIOS6	EMIOS7	14
VSS	NSS	NSS					EMIOS1	EMIOS2	EMIOS3	EMIOS4	13
VSS	NSS	VSS					ETPUA1	ETPUA0	EMIOS0	TCRCLKA	12

¹ This pin (T21) should be tied low.

Figure 7. 324-pin TEPBGA package ballmap (southeast, viewed from above)

30 Downloaded from Arrow.com.

Signal summary

2.4

Table 3. MPC5644A signal properties

			-								
	•	۵	PCR	•	2	Voltage ⁵ /	Sta	Status ⁷		Package pin #	e pin #
Name	Function ⁻	A G ²	PA Field³	PCR4	Туре	Pad Type ⁶	During Reset	After Reset	176	208	324
					GF	GPIO					
EMIOS14 ⁸ GPIO[203]	eMIOS channel GPIO	д В	00	203	0 0	VDDEH7 Slow	dn/—	dn /—	Ι	I	A15
EMIOS15 ⁸ GPIO[204]	eMIOS channel GPIO	П О	00	204	o <u>Q</u>	VDDEH7 Slow	dn/—	dn /—	I	I	D14
GPIO[206] ETRIGO	GPIO / eQADC Trigger Input	Ŋ	00	206	60/1	VDDEH7 Slow ¹⁰	dn / —	dn /—	143	R4	C14
GPIO[207] ETRIG1	GPIO[207] ETRIG1 GPIO / eQADC Trigger Input	Ŋ	00	207	60/1	VDDEH7 Slow	dn / —	dn /—	144	P5	B14
GPIO[219]	GPIO	Ŋ	ı	219 ¹¹	0/	VDDEH7 MultiV ¹²	dn / —	dn /—	122	T6	I
				Res	set / Co	Reset / Configuration					
RESET	External Reset Input	۵	I	1	_	VDDEH6 Slow	RESET/Up	RESET / Up	26	L16	R22
RSTOUT	External Reset Output	۵	10	230	0	VDDEH6 Slow	RSTOUT / Down	RSTOUT / Down	102	K15	P21
PLLREF IRQ[4] ETRIG2 GPIO[208]	FMPLL Mode Selection External Interrupt Request eQADC Trigger Input GPIO	A 42	001 100 000	208	<u> </u>	VDDEH6 Slow	dn/—	PLLREF / Up	83	41 4	V21
PLLCFG1 ¹³ RQ[5] DSPI_D_SOUT GPIO[209]	— External interrupt request DSPI D data output GPIO	A1 A2 G	010 100 000	209	I - 0 <u>Q</u>	VDDEH6 Medium	dn/—	dn /—	1		U20
RSTCFG GPIO[210]	RSTCFG GPIO	G G	00	210	<u>- 9</u>	VDDEH6 Slow	— / Down	I	I	I	P22
BOOTCFG[0] IRQ[2] GPIO[211]	Boot Config. Input External Interrupt Request GPIO	P A1 G	01 10 00	211	9	VDDEH6 Slow	— / Down	BOOTCFG[0] / Down	I	1	T20

Table 3. MPC5644A signal properties (continued)

# .	324		50									
Je pir		U21	AA20		9	Ξ	웃	Ŧ	Z	Σ	7	P2
Package pin #	208	M15	L15		I	1	I	I	I	I	I	I
	176	85	98		1	1	1	1	1	1	1	I
Status ⁷	After Reset	BOOTCFG[1] / Down	WKPCFG / Up		dn / —	dn /—	dn / —	dn / —	dn /—	dn /—	dn /—	— / Up
Sta	During Reset	—/ Down	dn/—		dn/—	dn/—	dn/—	dn/—	dn/—	dn/—	dn/—	dn/—
Voltage ⁵ /	Pad Type ⁶	VDDEH6 Slow	VDDEH6 Medium	External Bus Interface	VDDE2 Fast	VDDE2 Fast	VDDE2 Fast	VDDE2 Fast	VDDE3 Fast	VDDE3 Fast	VDDE3 Fast	VDDE3 Fast
0/1	Туре	9	08	ernal Bı	0 9 9	0/I 0/I 0	0 2 0 0 2	02002	0/2	<u>9 o 9</u>	<u>9 o 9</u>	0/2
•	PCR4	212	213	Ě	0	-	2	က	8	6	10	7
PCR	PA Field ³	001 010 000	001 100 000		5 0 0	01 10 00	0001 0100 1000 0000	0001 0100 1000 0000	00	001 100 000	100	00
۵	დ^ ≽	- 4	A 42 A P		<u>ო გ</u> ი	Р А1 G	A A A A A B A B A B A B A B A B A B A B	A2 A3 A3	പ വ	д 8 р	д 8 р	<u>а</u> о
	Function '	Boot Config. Input External Interrupt Request eQADC Trigger Input GPIO	Weak Pull Config. Input Non-Maskable Interrupt DSPI D data output GPIO		External chip selects External address bus GPIO	External chip selects External address bus GPIO	External chip selects External address bus Write/byte enable Cal. bus write/byte enable GPIO	External chip selects External address bus Write/byte enable Cal bus write/byte enable GPIO	External address bus GPIO	External address bus Write/byte enable GPIO	External address bus Write/byte enables GPIO	External address bus GPIO
	Name	BOOTCFG[1] RQ[3] ETRIG3 GPI0[212]	WKPCFG NMI DSPI_B_SOUT GPI0[213]		CS[0] ADDR[8] GPIO[0]	<u>CS</u> [1] ADDR9 GPIO[1]	CS[2] ADDR10 WE[2]/BE[2] CAL_WE[2]/BE[2] GPIO[2]	CS[3] ADDR11 WE[3]/BE[3] CAL_WE[3]/BE[3] GPIO[3]	ADDR12 GPIO[8]	ADDR13 WE[2] GPI0[9]	ADDR14 WE[3] GPI0[10]	ADDR15 GPIO[11]

Table 3. MPC5644A signal properties (continued)

#	324										
e pin		P3	P4	조	R2	R	1	12	Т3	T4	7
Package pin #	208	I		I	I			I	Ι	Ι	I
	176	_	1	1		1		1			1
Status ⁷	After Reset	- up	-/ Up	-/ Up	-/ Up	-/ Up	-/ up	dn /—	dn /—	dn /—	dn /—
Sta	During Reset	d∩ / —	dn/—	dn/—	dn/—	dn/—	dn/—	dn/—	dn / —	dn / —	dn / —
Voltage ⁵ /	Pad Type	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium
0/1	Туре	0/I 0/I	2022	9 - 9 9	2022	2022	9 - 9 9	9 9 9	0/I 0/I	0/I 0/I	0/2 0/2
•	PCR4	12	13	41	15	16	17	18	19	20	21
PCR	PA Field ³	001 100 000	001 100 000	001 100 000	001 100 000	001 100 000	001 100 000	100	001 100 000	001 100 000	001 100 000
۵	G ₂ ▶	P A1 A2 G	Р А2 В	Р А2 В	Р А2 В	Р А2 В	Р А2 В	Р А2 G	Р А2 G	Р А2 G	P A2 G
	Function ⁻	External address bus Flexray TX data channel A External data bus GPIO	External address bus FlexRay ch. A TX data enable External data bus GPIO	External address bus Flexray RX data ch. A External data bus GPIO	External address bus Flexray TX data ch. B External data bus GPIO	External address bus Flexray TX data enable for ch. B External data bus GPIO	External address bus Flexray RX data channel B External data bus GPIO	External address bus External data bus GPIO			
	Name	ADDR16 FR_A_TX DATA16 GPIO[12]	ADDR17 FR_A_TX_EN DATA17 GPIO[13]	ADDR18 FR_A_RX DATA18 GPIO[14]	ADDR19 FR_B_TX DATA19 GPIO[15]	ADDR20 FR_B_TX_EN DATA20 GPIO[16]	ADDR21 FR_B_RX DATA21 GPIO[17]	ADDR22 DATA22 GPIO[18]	ADDR23 DATA23 GPIO[19]	ADDR24 DATA24 GPIO[20]	ADDR25 DATA25 GPIO[21]

Table 3. MPC5644A signal properties (continued)

#	324								10	10		
le pir		U2	S D	2	>	٨3	>	75	AA5	AB5	AB6	AA6
Package pin #	208	1	1	I	I	1	1	1	1	I	I	I
	176	I	1	1	1	1	I	1	1	1	1	1
Status ⁷	After Reset	dn /—	dn / —	dn / —	dn / —	dn /—	dn /—	dn / —	dn / —	dn / —	dn / —	dn /—
Sta	During Reset	dn/—	dn / —	dn/—	dn/—	dn/—	dn/—	dn/—	dn / —	dn/—	dn/—	dn / —
Voltage ⁵ /	Pad Type ⁶	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE-EH Medium	VDDE5 Fast	VDDE5 Fast	VDDE5 Fast	VDDE5 Fast	VDDE5 Fast
9	Type	999	999	999	999	2022	2022	999	999	999	999	999
	PCR4	22	23	24	25	26	27	28	29	30	31	32
PCR	PA Field ³	001 100 000	100	100	100	000 000	000 000	001 000	001 000	001 000	001 000	001 010 000
۵	G₂ A	P A2 G	д Х 2	A2 A2	Р В А2	A 42 A 0	A 42	σАо	σ <u>Α</u> Ω	σАο	σ <u>Α</u> Ω	P A D
:	Function -	External address bus External data bus GPIO	External address bus External address bus External data bus GPIO	External address bus External address bus External data bus GPIO	External data bus External address bus GPIO							
:	Name	ADDR26 DATA26 GPIO[22]	ADDR27 DATA27 GPIO[23]	ADDR28 DATA28 GPIO[24]	ADDR29 DATA29 GPIO[25]	ADDR30 ADDR6 ⁸ DATA30 GPIO[26]	ADDR31 ADDR7 ⁸ DATA31 GPIO[27]	DATA0 ADDR16 GPIO[28]	DATA1 ADDR17 GPIO[29]	DATA2 ADDR18 GPIO[30]	DATA3 ADDR19 GPIO[31]	DATA4 ADDR20 GPIO[32]

Table 3. MPC5644A signal properties (continued)

# u	324							m	m				
ye pir		λ6	9M	AB7	AA7	7	W7	AB8	AA8	8≻	6M	46	4 √
Package pin #	208	1	1	1	1	1	1	1	1	1	1	1	1
	176	1	I	I	I	I	I	I	I	1	I	I	I
Status ⁷	After Reset	dn / —	dn /—										
Sta	During Reset	dn/—	dn/—										
Voltage ⁵ /	Pad Type ⁶	VDDE5 Fast	VDDE2 Fast										
Q	Туре	9 9 9	999	999	999	999	999	999	999	9 9 9	999	999	<u>9</u> <u>9</u>
	PCR4	33	34	35	36	37	38	39	40	14	42	43	62
PCR	PA Field ³	001 010 000	00										
۵	G ₂	P A D	P A D	P A D	P A D	P A D	P A D	P A D	P A D	P A D	A A	P A1 G	д 0
	Function ⁻	External data bus External address bus GPIO	External read/write GPIO										
	Name	DATA5 ADDR21 GPIO[33]	DATA6 ADDR22 GPIO[34]	DATA7 ADDR23 GPIO[35]	DATA8 ADDR24 GPIO[36]	DATA9 ADDR25 GPIO[37]	DATA10 ADDR26 GPIO[38]	DATA11 ADDR27 GPIO[39]	DATA12 ADDR28 GPIO[40]	DATA13 ADDR29 GPIO[41]	DATA14 ADDR30 GPIO[42]	DATA15 ADDR31 GPIO[43]	RD_WR GPIO[62]

Table 3. MPC5644A signal properties (continued)

	324												,		,	
e pin #	3	13	72	7	H3	Σ Σ	2		'	'	'	'		'		'
Package pin #	208	I	I	I	I	1	1		I	I	I	1	ı	1	ı	1
	176	1	1	1	1	l	I		I	I	I	I	1	1	1	I
Status ⁷	After Reset	dn /—	dn /—	dn /—	dn /—	dn / —	dn /—		-/-	-/-	-/-	-/-	-/-	-/-	-/-	-/-
Sta	During Reset	dn / —	dn/—	dn/—	dn/—	dn/—	dn/—									
Voltage ⁵ /	Pad Type ⁶	VDDE2 Fast	VDDE2 Fast	VDDE2 Fast	VDDE2 Fast	VDDE2 Fast	VDDE2 Fast	Calibration Bus	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast
Q/	Туре	0/1	0	0	0	<u>9 o 9</u>	<u> </u>	Calibra	0	0 9 0	0 9 0	<u>0</u>	0 0	<u> </u>	0/0	0 0
	PCR4	63	64	65	89	69	70		336	338	339	340	340	340	340	345
PCR	PA Field ³	00	00	00	00	000 000	000		10	001 100	001 100	10	10	10	10	10
۵	ď ₂ ⊳	<u>а</u> 0	<u>п</u> 0	<u>п</u> 0	<u>п</u> 0	ч <u>Ұ</u> а	σŁΩ		۵	A & S	A & S	۵∢	۵∢	۵ ∢	Р Р	₽ 4
	Function ⁻	External burst data in progress GPIO	External write/byte enable GPIO	External write/byte enable GPIO	External output enable GPIO	External transfer start Address latch enable GPIO[69]	External transfer acknowledge External transfer start GPIO		Calibration chip select	Calibration chip select Calibration address bus Calibration write/byte enable	Calibration chip select Calibration address bus Calibration write/byte enable	Calibration address bus Calibration write/byte enable	Calibration address bus Calibration write/byte enable	Calibration address bus Calibration data bus	Calibration address bus Calibration address latch enable	Calibration address bus Calibration data bus
	Name	BDIP GPIO[63]	<u>WE[0]/BE[0]</u> GPIO[64]	WE[1]/BE[1] GPIO[65]	<u>0E</u> GPIO[68]	<u>TS</u> ALE GPIO[69]	<u>TA</u> TS ⁸ GPIO[70]		CAL_CS0	CAL_CS2 CAL_ADDR[10] CAL_WE[2]/BE[2]	CAL_CS3 CAL_ADDR[11] CAL_WE[3]/BE[3]	CAL_ADDR[12] CAL_WE[2]/BE[2]	CAL_ADDR[13] CAL_WE[3]/BE[3]	CAL_ADDR[14] CAL_DATA[31]	CAL_ADDR[15] CAL_ALE	CAL_ADDR[16] CAL_DATA[16]

Table 3. MPC5644A signal properties (continued)

Δ.	PCR		2	Voltage ⁵ /	Staf	Status ⁷		Package pin #	b pin #
	PA Field ³	PCR4	Type	Pad Type ⁶	During Reset	After Reset	176	208	324
₽ ∢	10	345	<u> </u>	VDDE12 Fast		-/-	I	I	I
₽ 4	2 6	345	99	VDDE12 Fast		-/-	I	I	I
₽ ₹	2 6	345	<u> </u>	VDDE12 Fast		-/-	I	ı	I
₽ ₹	2 6	345	<u> </u>	VDDE12 Fast		-/-	I	ı	I
D A	2 6	345	99	VDDE12 Fast		-/-	I	I	I
d 4	2 6	345	<u> </u>	VDDE12 Fast		-/-	I	I	I
0 (2 6	345	<u> </u>	VDDE12 Fast		-/-	I	ı	I
P 0	10	345	0 0	VDDE12 Fast		-/-	I	I	I
О Г	2 6	345	99	VDDE12 Fast		-/-	I	ı	I
9 A	2 6	345	99	VDDE12 Fast		-/-	I	ı	I
A 1	10	345	0/2	VDDE12 Fast		-/-	I	I	I
<u> </u>	2 6	345	99	VDDE12 Fast		-/-	I	ı	I
ΔV	2 6	345	<u> </u>	VDDE12 Fast		-/-	I	ı	I
₽ 4	5 6	345	99	VDDE12 Fast		-/-	I	ı	I
<u> </u>	0	341	9	VDDE12 Fast	dn / —	dn /—	I	ı	1
О	01	341	0/1	VDDE12 Fast	dn/—	dn /—	1	1	I

Table 3. MPC5644A signal properties (continued)

#	324	1	1	1	1	1	1	1	1	1	I	ı	1	1	1	1	1
ge pin																	
Package pin #	208	I	1	I	I	1	I	I	I	I	I	I	I	I	1	I	I
	176	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
Status ⁷	After Reset	dn /—	-/-	-/-													
Sta	During Reset	dn/—	dn/—	dn/—	dn / —	dn/—	dn/—	dn / —	dn/—	dn/—	dn/—	dn/—	dn/—	dn / —	dn/—		
Voltage ⁵ /	Pad Type ⁶	VDDE12 Fast	VDDE12 Fast														
2	•	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0
	PCR4	341	341	341	341	341	341	341	341	341	341	341	341	341	341	342	342
PCR	PA Field ³	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	01
۵	G ₂ ▶	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	А
,	Function ¹	Calibration data bus	Calibration read/write enable	Calibration write/byte enable													
	Name	CAL_DATA[2]	CAL_DATA[3]	CAL_DATA[4]	CAL_DATA[5]	CAL_DATA[6]	CAL_DATA[7]	CAL_DATA[8]	CAL_DATA[9]	CAL_DATA[10]	CAL_DATA[11]	CAL_DATA[12]	CAL_DATA[13]	CAL_DATA[14]	CAL_DATA[15]	CAL_RD_WR	CAL_WE[0]/BE[0]

Table 3. MPC5644A signal properties (continued)

4	324	1		I		1	1		1	I	I	1						
le pin #	.,													H20	G20	<u> </u>	F3	G2
Package pin #	208	I	I	I	1	1	1	1	1	1	1	1		E15	D15	F15	A14	B14
	176	1	1	1	1	Ι	-	1	I	I	I	1		116	120	14	17	18
Status ⁷	After Reset	-/-	-/-	-/-	CAL_MDO[4] / —	CAL_MDO[5] / —	CAL_MDO[6]/—	CAL_MDO[7] / —	CAL_MDO[8]/—	CAL_MDO[9] / —	CAL_MDO[10]/	CAL_MDO[11] /		EVTI/ Up	<u>EVTO</u> / —	MCKO / —	— / [0]OGW	MDO[1] / —
Sta	During Reset				1	I	1	I	I	I	I	I		dn/—	I	I	I	I
Voltage ⁵ /	Pad Type ⁶	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	VDDE12 Fast	NEXUS	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14,15}	VRC33 Fast	VRC33 Fast	VRC33 Fast
2	Type	0	0	0	0	0	0	0	0	0	0	0	NE	_	0	0	0	0
•	PCR4	342	342	343	1	I	I	I	1	1	I	I		231	227	219 ¹¹	220	221
PCR	PA Field ³	10	10	10	10	10	10	10	10	10	10	10		10	10	I	10	10
۵	G ₂ A	۵	۵	△ ⋖	۵	۵	۵	۵	۵	۵	۵	۵		۵	۵	۵	۵	۵
,	Function ¹	Calibration write/byte enable	Calibration output enable	Calibration transfer start Address Latch Enable	Calibration Nexus Message Data Out		Nexus event in	Nexus event out	Nexus message clock out	Nexus message data out	Nexus message data out							
	Name	CAL_WE[1]/BE[1]	CAL_OE	CAL_TS CAL_ALE	CAL_MDO[4]	CAL_MDO[5]	CAL_MDO[6]	CAL_MDO[7]	CAL_MDO[8]	CAL_MDO[9]	CAL_MDO[10]	CAL_MDO[11]		<u>EVTI</u>	<u>EVTO</u>	MCKO	MDO0 ¹⁶	MDO1 ¹⁶

Table 3. MPC5644A signal properties (continued)

e pin #	324	63	G4	B19	B20	C18	B18	A18	D18	A19	C19	G21	G22	G19	
Package pin #	208	A13	B13	P10	110	111	Z 12	P11	1 1	R10	P9	C15	E16	1	
	176	19	20	126	129	135	136	137	139	134	124	118	117	I	
Status ⁷	After Reset	MDO[2] / —	MDO[3] / —	-/-	-/-	-/-	-/-	-/-	-/-	-/-	-/-	MSEO[0]/-	MSEO[1]/—	I	
Sta	During Reset	I	I	I	I	I	I	I	I	I	I	I	I	I	
Voltage ⁵ /	Pad Type ⁶	VRC33 Fast	VRC33 Fast	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	VDDEH7 MultiV ^{12,14}	JTAG
2	Type	0	0	008	008	008	008	000	008	008	008	0	0	0	5
•	PCR4	222	223	75	92	77	78	62	80	81	82	224	225	226	
PCR	PA Field ³	10	10	2 0 0	200	2 0 0	10 00	2 0 0	200	2 0 0	200	10	10	10	
	G ₂	۵	۵	ი <u>გ</u> ი	ი <u>გ</u> ი	ი <u>გ</u> ი	σ <u>Α</u> Ω	ი <u>გ</u> ი	ი <u>გ</u> ი	ი <u>გ</u> ი	ი <u>გ</u> ი	۵	۵	۵	
•	Function ¹	Nexus message data out	Nexus message data out	Nexus message data out eTPU A channel (output only) GPIO[Nexus message data out eTPU A channel (output only) GPIO	Nexus message data out eTPU A channel (output only) GPIO	Nexus message data out eTPU A channel (output only) GPIO	Nexus message data out eTPU A channel (output only) GPIO	Nexus message data out eTPU A channel (output only) GPIO	Nexus message data out eTPU A channel (output only) GPIO	Nexus message data out eTPU A channel (output only) GPIO[82]	Nexus message start/end out	Nexus message start/end out	Nexus ready output	
	Name	MDO2 ¹⁶	MDO3 ¹⁶	MDO4 ¹⁶ ETPUA2_0 ⁸ GPI0[75]	MDO5 ¹⁶ ETPUA4_0 ⁸ GPI0[76]	MDO6 ¹⁶ ETPUA13_0 ⁸ GPI0[77]	MDO7 ¹⁶ ETPUA19_0 ⁸ GPI0[78]	MDO8 ¹⁶ ETPUA21_0 ⁸ GPI0[79]	MDO9 ¹⁶ ETPUA25_0 ⁸ GPIO[80]	MDO10 ¹⁶ ETPUA27_0 ⁸ GPIO[81]	MDO11 ¹⁶ ETPUA29_0 ⁸ GPI0[82]	MSEO[0] ¹⁶	<u>MSEO</u> [1] ¹⁶	RDY	

Table 3. MPC5644A signal properties (continued)

nin #	324	D21	D22	E21	E20	F20		AB19	Y19	Y22	W21	P19	V20	
Package pin #	208	C16 D	E14 D	F14 E	D14 E	F16 F.	-	P12 A	R12 Y	T12 Y.	R13	K13	V V	-
	176	128 (130	123	131	121		8	82	88	68	101	86	
Status ⁷	After Reset	TCK / Down	TDI/Up	TDO / Up	TMS / Up	JCOMP / Down	•	dn /—	dn /—	dn /—	dn /—	dn /—	dn /—	
Sta	During Reset	TCK / Down	du / IQT	TDO / Np	TMS / Up	JCOMP / Down		dn/—	dn/—	dn/—	dn/—	dn/—	dn/—	
Voltage ⁵ /	Pad Type ⁶	VDDEH7 MultiV ¹²	FlexCAN	VDDEH6 Slow	VDDEH6 Slow	VDDEH6 Slow	VDDEH6 Slow	VDDEH6 Medium	VDDEH6 Slow	eSCI				
Ş	Туре	_	_	0	_	-	Flex	000	<u> 9</u>	0000	-0-9	009	- 0 9	eS
,	PCR4	1	232	228	1	I		83	84	85	98	87	88	
PCR	PA Field ³	10	10	10	10	10		00 00	2 0 0	001 100 000	001 100 000	00 00	200	
۵	დ ≽	۵	۵	۵	۵	۵		A A	σAΩ	д Х А В	Ч А А В	д Х Д	σ ¥ Ω	
,	Function'	JTAG test clock input	JTAG test data input	JTAG test data output	JTAG test mode select input	JTAG TAP controller enable		FlexCAN A TX eSCI A TX GPIO	FlexCaN A RX eSCI A RX GPIO	FlexCAN B TX DSPI C peripheral chip select eSCI C TX GPIO	FlexCAN B RX DSPI C peripheral chip select eSCI C RX GPIO	FlexCAN C TX DSPI D peripheral chip select GPIO	FlexCAN C RX DSPI D peripheral chip select GPIO	
	Name	TCK	TDI	TDO	TMS	JCOMP		CAN_A_TX SCI_A_TX GPIO[83]	CAN_A_RX SCI_A_RX GPIO[84]	CAN_B_TX DSPI_C_PCS[3] SCI_C_TX GPIO[85]	CAN_B_RX DSPI_C_PCS[4] SCI_C_RX GPI0[86]	CAN_C_TX DSPI_D_PCS[3] GPIO[87]	CAN_C_RX DSPI_D_PCS[4] GPI0[88]	

Table 3. MPC5644A signal properties (continued)

	,	۵	PCR	•	9	Voltage ⁵ /	Sta	Status ⁷		Package pin #	e pin #
Name	Function '	ď ₂	PA Field ³	PCR4	Type	Pad Type ⁶	During Reset	After Reset	176	208	324
SCI_A_TX EMIOS13 ⁸ GPIO[89]	eSCI A TX eMIOS channel GPIO	д А	01 00	88	009	VDDEH6 Medium	dn/—	dn / —	100	J14	N20
SCI_A_RX EMIOS15 ⁸ GPIO[90]	eSCI A RX eMIOS channel GPIO	д А	01 00	06	- 0 9	VDDEH6 Medium	dn/—	dn / —	66	K14	P20
SCI_B_TX DSPI_D_PCS[1] GPI0[91]	eSCI B TX DSPI D peripheral chip select GPIO	σ ¥ Ω	5 0 0	91	009	VDDEH6 Medium	dn/—	dn / —	87	L13	AB21
SCI_B_RX DSPI_D_PCS[5] GPI0[92]	eSCI B RX DSPI D peripheral chip select GPIO	σŁΩ	00	92	- o <u>Q</u>	VDDEH6 Medium	dn / —	dn / —	84	M13	AB20
SCI_C_TX GPIO[244]	eSCI C TX GPIO	Ф О	200	244	0 9	VDDEH6 Medium	dn /—	dn /—	I	I	W19
SCI_C_RX GPIO[245]	eSCI C RX GPIO	Ф О	00	245	- 9	VDDEH6 Medium	dn/—	dn /—	I	I	V19
					SO	DSPI					
DSPI_A_SCK ¹⁷ DSPI_C_PCS[1] GPI0[93]	— DSPI C peripheral chip select GPIO	¥ 0	1 2 8	93	109	VDDEH7 Medium	dn / —	dn / —	I	I	C17
DSPI_A_SIN ¹⁷ DSPI_C_PCS[2] GPIO[94]	— DSPI C peripheral chip select GPIO	¥ 0	1 2 8	94	109	VDDEH7 Medium	dn / —	dn / —	I	I	B17
DSPI_A_SOUT ¹⁷ DSPI_C_PCS[5] GPI0[95]	— DSPI C peripheral chip select GPIO	¥ 0	1 2 8	92	109	VDDEH7 Medium	dn/—	dn / —	I	I	A17
DSPI_A_PCS[0] ¹⁷ DSPI_D_PCS[2] GPIO[96]	— DSPI D peripheral chip select GPIO	¥ 0	1 2 8	96	109	VDDEH7 Medium	dn/—	dn / —	I	I	D16
DSPI_A_PCS[1] ¹⁷ DSPI_B_PCS[2] GPI0[97]	— DSPI B peripheral chip select GPIO	¥ 0	1 6 8	97	109	VDDEH7 Medium	dn/—	dn / —	I	I	C16
CS[2] DSPL_D_SCK GPIO[98]	— SPI clock pin for DSPI module GPIO	A	1 6 8	86	1 <u>9 9</u>	VDDEH7 Medium	dn/—	dn / —	141	115	C15

Table 3. MPC5644A signal properties (continued)

**	324												
e pin ≉		B15	B16	A16	K21	H22	119	J21	J22	K22	720	K20	L19
Package pin #	208	H13	I	I	J16	G15	G13	G16	H16	H15	G14	H14	J13
	176	142	1	1	106	112	113	111	109	107	411	105	104
Status ⁷	After Reset	dn /—	dn /—	dn / —	dn /—	dn /—	dn /—	dn /—	dn /—	dn /—	dn /—	dn /—	dn /—
Sta	During Reset	dn/—	dn/—	dn/—	dn/—	dn/—	dn /—	dn /—	dn/—	dn/—	dn/—	dn/—	dn/—
Voltage ⁵ /	Pad Type ⁶	VDDEH7 Medium	VDDEH7 Medium	VDDEH7 Medium	VDDEH6 Medium	VDDEH6 Medium	VDDEH6 Medium	VDDEH6 Medium	VDDEH6 Medium	VDDEH6 Medium	VDDEH6 Medium	VDDEH6 Medium	VDDEH6 Medium
9	Type	1 – 9	0	0 ♀	<u>9 o 9</u>	- 0 9	008	202	0 2 2	008	0 – 9	0 9 9	0 9 9
	PCR ⁴	66	100	101	102	103	104	105	106	107	108	109	110
PCR	PA Field ³	1 2 8	1 2 8	1 2 8	2 0 0	2 0 0	01 00	2 0 0	01 00	01 00	2 0 0	2 0 0	00 00 00 00 00
a	დ^ ≽	¥ 0	۱ ۲ ۵	1 ¥ 0	σAΩ	σ <u>ξ</u> ω	σAο	σ <u>ξ</u> ω	σAο	σAο	σŁΩ	σ ¥ Ω	σ ¥ ω
:	Function'	— DSPI D data input GPIO	— DSPI D data output GPIO	— DSPI B peripheral chip select GPIO	SPI clock pin for DSPI module DSPI C peripheral chip select GPIO	DSPI B data input DSPI C peripheral chip select GPIO	DSPI B data output DSPI C peripheral chip select GPIO	DSPI B peripheral chip select DSPI D peripheral chip select GPIO	DSPI B peripheral chip select DSPI D peripheral chip select GPIO	DSPI B peripheral chip select DSPI C data output GPIO	DSPI B peripheral chip select DSPI C data input GPIO	DSPI B peripheral chip select SPI clock pin for DSPI module GPIO	DSPI B peripheral chip select DSPI C peripheral chip select GPIO
	Name	CS[3] DSPI_D_SIN GPIO[99]	DSPI_A_PCS[4] ¹⁷ DSPI_D_SOUT GPIO[100]	DSPI_A_PCS[5] ¹⁷ DSPI_B_PCS[3] GPIO[101]	DSPI_B_SCK DSPI_C_PCS[1] GPI0[102]	DSPI_B_SIN DSPI_C_PCS[2] GPI0[103]	DSPI_B_SOUT DSPI_C_PCS[5] GPI0[104]	DSPI_B_PCS[0] DSPI_D_PCS[2] GPI0[105]	DSPI_B_PCS[1] DSPI_D_PCS[0] GPI0[106]	DSPI_B_PCS[2] DSPI_C_SOUT GPI0[107]	DSPI_B_PCS[3] DSPI_C_SIN GPIO[108]	DSPI_B_PCS[4] DSPI_C_SCK GPIO[109]	DSPL_B_PCS[5] DSPL_C_PCS[0] GPIO[110]

Table 3. MPC5644A signal properties (continued)

	,	۵	PCR	•	Ş	Voltage ⁵ /	Sta	Status ⁷		Package pin #	e pin #
Name	Function ¹	G ₂	PA Field ³	PCR4	-	Pad Type ⁶	During Reset	After Reset	176	208	324
					6Q/	eQADC					
AN0 ¹⁸ DAN0+	Single Ended Analog Input Positive Terminal Diff. Input	۵	1	1		VDDA Analog	-/-	AN[0] / —	172	B5	90
AN1 ¹⁸ DAN0-	Single Ended Analog Input Negative Terminal Diff. Input	۵	I	1		VDDA Analog	-/-	AN[1] / —	171	A6	C7
AN2 ¹⁸ DAN1+	Single Ended Analog Input Positive Terminal Diff. Input	۵	I	1		VDDA Analog	-/-	AN[2] / —	170	90	D7
AN3 ¹⁸ DAN1-	Single Ended Analog Input Negative Terminal Diff. Input	۵	I	1		VDDA Analog	-/-	AN[3] / —	169	C7	D8
AN4 ¹⁸ DAN2+	Single Ended Analog Input Positive Terminal Diff. Input	۵	1	1		VDDA Analog	- / -	AN[4] / —	168	B6	B7
AN5 ¹⁸ DAN2-	Single Ended Analog Input Negative Terminal Diff. Input	۵	1	1		VDDA Analog	- / -	AN[5] / —	167	A7	B8
AN6 ¹⁸ DAN3+	Single Ended Analog Input Positive Terminal Diff. Input	Ь	1	1		VDDA Analog	-/1	AN[6] / —	166	D7	80
AN7 ¹⁸ DAN3-	Single Ended Analog Input Negative Terminal Diff. Input	Ф	1	1		VDDA Analog	- /-	AN[7] / —	165	80	60
AN8 ANW	Single-ended Analog Input Multiplexed Analog Input	Ь	01	I	_	VDDA Analog	-/1	AN[8] / —	6	ВЗ	E1
AN9 ANX	Single-ended Analog Input External Multiplexed Analog Input	۵	10			VDDA Analog	-/-	— / [6]NY	Ω.	A2	C2
AN10 ANY	Single-ended Analog Input Multiplexed Analog Input	Ь	01	1	_	VDDA Analog	-/1	AN[10] / —	I	I	D1
AN11 ANZ	Single-ended Analog Input Multiplexed Analog Input	۵	01	1	_	VDDA Analog	- /-	AN[11] / —	4	A3	5
AN12 - SDS MA0 ETPUA19_O ⁸ SDS	Single-ended Analog Input MUX Address 0 eTPU A channel (output only) eQADC Serial Data Select	P A1 A2 G	001 100 000	215	- 0 0 0/1	VDDEH7 ¹⁹ Medium	-/1	AN[12] / —	148	A12	C13
AN13 - SDO MA1 ETPUA21_0 ⁸ SDO	Single-ended Analog Input MUX Address 1 eTPU A channel (output only) eQADC Serial Data Out	A A A B	000 000	216	-000	VDDEH7 ¹⁹ Medium	-/	AN[13] / —	147	B12	B13

Table 3. MPC5644A signal properties (continued)

bin #	324	A13	A14	A3	A4	B4	D6	C5	B6	60	A8	B9	A9	D10	C10	D11
Package pin #	208	C12	C13	90	C4	D5	I	I	B4	B8	60	D8	B9	I	A10	B10
	176	146	145	က	2	_	1	I	173	161	160	159	158	1	157	156
Status ⁷	After Reset	AN[14] / —	AN[15] / —	AN[16] / —	AN[17] / —	AN[18] / —	AN[19] / —	AN[20] / —	AN[21] / —	AN[22] / —	AN[23] / —	AN[24] / —	AN[25] / —	AN[26] / —	AN[27] / —	AN[28] / —
Sta	During Reset	-/-	-/1	- /-	- /-	-/1	- /-	-/1	-/1	- /-	- /-	-/1	- /-	- /-	- /-	-/1
Voltage ⁵ /	Pad Type ⁶	VDDEH7 ¹⁹ Medium	VDDEH7 ¹⁹ Medium	VDDA Analog												
01	Type	-00-	-00	_	_	_	_	_	_	_	_	_	_	_	_	_
,	PCR4	217	218	1	1	1	I	1	1	1	1	1	I	1	I	1
PCR	PA Field ³	001 010 000	001 100	I	I	I	I	I	I	I	I	I	I	I	I	1
۵.	 0° ►	9 A 2 A	P & &	۵	۵	Ь	۵	Ь	Ь	۵	۵	Ь	۵	۵	۵	۵
	Function'	Single-ended Analog Input MUX Address 2 eTPU A channel (output only) eQADC Serial Data In	Single-ended Analog Input eQADC Free Running Clock eTPU A channel (output only)	Single-ended Analog Input												
	Name	AN14 - SDI MA2 ETPUA27_O ⁸ SDI	AN15 - FCK FCK ETPUA29_0 ⁸	AN16	AN17	AN18	AN19	AN20	AN21	AN22	AN23	AN24	AN25	AN26	AN27	AN28

Table 3. MPC5644A signal properties (continued)

# u	324	_	_	2	2	2	2	e					0	_	C		12
ge pi		C11	B11	D12	C12	B12	A12	D13	B5	A5	D3	DZ	A10	A11	B10		AB12
Package pin #	208	I	60	D10	C10	C11	C5	D11	F4	E3	I	D2	A8	A9	B7		L4
	176	1	155	154	153	152	151	150	174	175		8	163	162	164		
Status ⁷	After Reset	AN[29] / —	AN[30] / —	AN[31] / —	AN[32] / —	AN[33] / —	AN[34] / —	AN[35] / —	AN[36] / —	AN[37] / —	AN[38] / —	AN[39] / —	VRH	VRL	REFBYPC		dn /—
Sta	During Reset	-/-	-/-	-/1	-/-	-/-	-/-	-/-	-/1	-/1	-/-	-/1	-/-	-/1	-/1		dn/—
Voltage ⁵ /	Pad Type ⁶	VDDA Analog	VDDA —	VDDA —	VDDA Analog	eTPU2	VDDEH4 Slow										
Q	Type	_	_	_	_	_	_	_	_	_	_	_	_	_	_	еΤ	9
	PCR4	I	I	I	1	I	I	1	I	I	1	I	I	I	I		113
PCR	PA Field ³	I	I	I	I	I	I	I	I	I	I	I	I	ı	I		10 00
۵	 0° ≽	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	۵	Д		σ <u>Α</u> Ω
	Function ¹	Single-ended Analog Input	Voltage Reference High	Voltage Reference Low	Reference Bypass Capacitor Input		eTPU A TCR clock External interrupt request GPIO										
	Name	AN29	AN30	AN31	AN32	AN33	AN34	AN35	AN36	AN37	AN38	AN39	VRH	VRL	REFBYBC		TCRCLKA IRQ[7] GPIO[113]

Table 3. MPC5644A signal properties (continued)

		۵			2	Voltage	Sta	Status ⁷		Package pin #	# uid e
Name	Function ¹	G₂ Þ	PA Field ³	PCR ⁴	•	Pad Type ⁶	During Reset	After Reset	176	208	324
ETPUA0 ETPUA12_0 ⁸ ETPUA19_0 ⁸ GPIO[114]	eTPU A channel eTPU A channel (output only) eTPU A channel (output only) GPIO	9 A A D	001 100 000	411	2002	VDDEH4 Slow	—/ WKPCFG	—/ WKPCFG	61	N3	Y12
ETPUA1 ETPUA13_0 ⁸ GPIO[115]	eTPU A channel eTPU A channel (output only) GPIO	g A D	01 00	115	<u>9 o 9</u>	VDDEH4 Slow	—/ WKPCFG	—/ WKPCFG	09	M3	W12
ETPUA2 ETPUA14_0 ⁸ GPIO[116]	eTPU A channel eTPU A channel (output only) GPIO	ი <u>გ</u> ი	00 00	116	<u>9 o 9</u>	VDDEH4 Slow	—/ WKPCFG	—/ WKPCFG	59	P2	AA11
ETPUA3 ETPUA15_0 ⁸ GPIO[117]	eTPU A channel eTPU A channel (output only) GPIO	ი <u>გ</u> ი	00 00	117	<u>9 o 9</u>	VDDEH4 Slow	—/ WKPCFG	GPIO / WKPCFG 58	58	Р	Y11
ETPUA4 ETPUA16_0 ⁸ FR_B_TX GPI0[118]	eTPU A channel eTPU A channel (output only) Flexray TX data channel B GPIO	9 A & 0	0001 1000 0000	118	2002	VDDEH4 Slow	—/ WKPCFG	—/ WKPCFG	56	N2	W11
ETPUA5 ETPUA17_0 ⁸ DSPI_B_SCK_LV DS- FR_B_TX_EN GPIO[119]	eTPU A channel eTPU A channel (output only) LVDS negative DSPI clock Flexray TX data enable for ch. B GPIO	A A A A A A A A A A A A A A A A A A A	0001 0100 1000 0000	119	90009	VDDEH4 Slow + LVDS	—/ WKPCFG	—/ WKPCFG	54	4A	AB11
ETPUA6 ETPUA18_0 ⁸ DSPI_B_SCK_LV DS+ FR_B_RX GPI0[120]	eTPU A channel eTPU A channel (output only) LVDS positive DSPI clock Flexray RX data channel B GPIO	A2 A2 A3	0001 0100 1000 0000	120	9 0 - 9	VDDEH4 Medium + LVDS	—/ WKPCFG	—/ WKPCFG	53	F7	AB10
ETPUA7 ETPUA19_0 ⁸ DSPI_B_SOUT_L VDS- ETPUA6_0 ⁸ GPI0[121]	eTPU A channel eTPU A channel (output only) LVDS negative DSPI data out eTPU A channel (output only) GPIO	G A3 A P	0001 0100 1000 0000	121	90009	VDDEH4 Slow + LVDS	—/ WKPCFG	—/ WKPCFG	52	7 33	AA10

Table 3. MPC5644A signal properties (continued)

#	324									
le pin		۲10	AA9	AA4	AB4	AB3	AB2	AA2	AA1	42
Package pin #	208	Z	M2	⊼	77	L1	4L	33	K2	7
	176	51	20	49	48	47	46	42	40	39
Status ⁷	After Reset	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG
Sta	During Reset	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG
Voltage ⁵ /	Pad Type ⁶	VDDEH4 Slow + LVDS	VDDEH4 Slow	VDDEH1 Slow	VDDEH1 Slow	VDDEH1 Medium	VDDEH1 Medium	VDDEH1 Medium	VDDEH1 Medium	VDDEH1 Slow
Q/	Туре	2002	2002	2002	2002	2002	<u>9 o 9</u>	20002	2002	2002
•	PCR ⁴	122	123	124	125	126	127	128	129	130
PCR	PA Field ³	000 000	000 000	000 000	000 000	000 000	0 0 0 0	0001 0100 1000 0000	000 000	001 100 000
۵	G2 ►	A A A A A B A B B B B B B B B B B B B B	д А А	д Х А В	д Х А д	д А А	σ ¥ Ω	A2 A3 G	д А А	A1 A2 G
,	Function'	eTPU A channel eTPU A channel (output only) LVDS positive DSPI data out GPIO	eTPU A channel eTPU A channel (output only) Reaction channel 1B GPIO	eTPU A channel eTPU A channel (output only) Reaction channel 1C GPIO	eTPU A channel eTPU A channel (output only) Reaction channel 4B GPIO	eTPU A channel DSPI B peripheral chip select Reaction channel 4C GPIO	eTPU A channel DSPI B peripheral chip select GPIO	eTPU A channel DSPI B peripheral chip select eTPU A channel (output only) Reaction channel 0A GPIO	eTPU A channel DSPI B peripheral chip select Reaction channel 1A GPIO	eTPU A channel DSPI D peripheral chip select Reaction channel 2A GPIO
	Name	ETPUA8 ETPUA20_0 ⁸ DSPL_B_SOUT_L VDS+ GPIO[122]	ETPUA9 ETPUA21_0 ⁸ RCH1_B GPIO[123]	ETPUA10 ETPUA22_0 ⁸ RCH1_C GPIO[124]	ETPUA11 ETPUA23_0 ⁸ RCH4_B GPIO[125]	ETPUA12 DSPL_B_PCS[1] RCH4_C GPIO[126]	ETPUA13 DSPI_B_PCS[3] GPIO[127]	ETPUA14 DSPL_B_PCS[4] ETPUA9_08 RCH0_A GPIO[128]	ETPUA15 DSPL_B_PCS[5] RCH1_A GPIO[129]	ETPUA16 DSPI_D_PCS[1] RCH2_A GPIO[130]

Table 3. MPC5644A signal properties (continued)

# u	324								
ge pi		Σ	W3	W2	>	Ş	S3	Z	M M
Package pin #	208	H3	4	72	7	G4	72	H	G1
	176	38	37	36	35	34	32	30	28
Status ⁷	After Reset	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG
Sta	During Reset	WKPCFG	WKPCFG	WKPCFG	WKPCFG	WKPCFG	WKPCFG	—/ WKPCFG	—/ WKPCFG
Voltage ⁵ /	Pad Type ⁶	VDDEH1 Slow	VDDEH1 Slow	VDDEH1 Slow	VDDEH1 Slow	VDDEH1 Slow	VDDEH1 Slow	VDDEH1 Slow	VDDEH1 Slow + LVDS
2	Type	2002	2002	2002	9-009	9-0-9	9-09	9-009	9-09
	PCR4	131	132	133	134	135	136	137	138
PCR	PA Field ³	001 100 000	001 100 000	001 100 000	0001 0010 1000 0000	0001 0100 1000 0000	001 100 000	0001 0100 1000 0000	000 000 000
۵	ď ₂ ⊳	д Х А В	д Х А В	д Х А д	A A A A B A B A B A B A B A B A B A B A	A2 A3 A3	д Х А В	P A1 A2 A3 G	A A A A A A A A A A A A A A A A A A A
	Function'	eTPU A channel DSPI D peripheral chip select Reaction channel 3A GPIO	eTPU A channel DSPI D peripheral chip select Reaction channel 4A GPIO	eTPU A channel DSPI D peripheral chip select Reaction channel 5A GPIO	eTPU A channel External interrupt request Reaction channel 0B Flexray TX data channel A GPIO	eTPU A channel External interrupt request Reaction channel 0C Flexray RX channel A GPIO	eTPU A channel External interrupt request eTPU A channel (output only) GPIO	eTPU A channel External interrupt request eTPU A channel (output only) Flexray ch. A TX enable GPIO	eTPU A channel External interrupt request LVDS negative DSPI clock GPIO
	Name	ETPUA17 DSPI_D_PCS[2] RCH3_A GPIO[131]	ETPUA18 DSPI_D_PCS[3] RCH4_A GPIO[132]	ETPUA19 DSPI_D_PCS[4] RCH5_A GPIO[133]	ETPUA20 RQ[8] RCH0_B FR_A_TX GPIO[134]	ETPUA21 RQ[9] RCH0_C FR_A_RX GPIO[135]	ETPUA22 RQ[10] ETPUA17_0 ⁸ GPIO[136]	ETPUA23 RQ[11] ETPUA21_0 ⁸ FR_A_TX_EN GPIO[137]	ETPUA24 RQ[12] DSPI_C_SCK_LV DS- GPI0[138]

Table 3. MPC5644A signal properties (continued)

	324									
e pin #		M3	7	7	M	23	L4	조		AA12
Package pin #	208	63	F3	62	<u>T</u>	F2	E1	E2		T4
	176	27	26	25	24	23	22	21		63
Status ⁷	After Reset	WKPCFG	WKPCFG	WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG		-/ Up
Sta	During Reset	WKPCFG	WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG		dn/—
Voltage ⁵ /	Pad Type ⁶	VDDEH1 Medium + LVDS	VDDEH1 Slow + LVDS	VDDEH1 Slow + LVDS	VDDEH1 Medium	VDDEH1 Medium	VDDEH1 Medium	VDDEH1 Medium	eMIOS	VDDEH4 Slow
Q	Type	9-09	9-09	9-009	2009	2009	2009	2002	еW	2002
•	PCR4	139	140	141	142	143	144	145		179
PCR	PA Field ³	000 000	000 000	0001 0100 1000 0000	001 100 000	001 100 000	001 100 000	001 100 000		001 100 000
۵	ď ₂ ⊳	д A2 А	A A A B	A A A A A A B A B A B A B A B A B A B A	9 A A D	д Х А В	д <u>4 8</u> а	ч <u>Ұ</u> <u>Ұ</u> д		ч <u>А</u> А Д
	Function	eTPU A channel External interrupt request LVDS positive DSPI clock GPIO	eTPU A channel External interrupt request LVDS negative DSPI data out GPIO	eTPU A channel External interrupt request LVDS positive DSPI data out DSPI data out GPIO	eTPU A channel DSPI C peripheral chip select Reaction channel 5B GPIO	eTPU A channel DSPI C peripheral chip select Reaction channel 5C GPIO	eTPU A channel DSPI C peripheral chip select eTPU A channel (output only) GPIO	eTPU A channel DSPI C peripheral chip select eTPU A channel (output only) GPIO		eMIOS channel eTPU A channel (output only) eTPU A channel (output only) GPIO
	Name	ETPUA25 RQ[13] DSPI_C_SCK_LV DS+ GPIO[139]	ETPUA26 RQ[14] DSPI_C_SOUT_L VDS- GPIO[140]	ETPUA27 RQ[15] DSPI_C_SOUT_L VDS+ DSPI_B_SOUT	ETPUA28 DSPI_C_PCS[1] RCH5_B GPIO[142]	ETPUA29 DSPI_C_PCS[2] RCH5_C GPIO[143]	ETPUA30 DSPI_C_PCS[3] ETPUA11_0 ⁸ GPIO[144]	ETPUA31 DSPL_C_PCS[4] ETPUA13_0 ⁸ GPIO[145]		EMIOS0 ETPUAO_O ⁸ ETPUA25_O ⁸ GPIO[179]

Table 3. MPC5644A signal properties (continued)

		٩	PCR		0)	Voltage ⁵ /	Sta	Status ⁷		Package pin #	pin #
Name	Function'	G ₂	PA Field ³	PCR4	Type	Pad Type ⁶	During Reset	After Reset	176	208	324
EMIOS1 ETPUA1_O ⁸ GPIO[180]	eMIOS channel eTPU A channel (output only) GPIO	σδο	10 10	180	<u>Q</u> o <u>Q</u>	VDDEH4 Slow	dn/—	dn /—	64	T5	W13
EMIOS2 ETPUA2_0 ⁸ RCH2_B GPIO[181]	eMIOS channel eTPU A channel (output only) Reaction channel 2B GPIO	A 42 G	000 000	181	9009	VDDEH4 Slow	dn/—	dn /—	65	Z 2	Y13
EMIOS3 ETPUA3_0 ⁸ GPIO[182]	eMIOS channel eTPU A channel (output only) GPIO	σ <u>Α</u> ۵	6 0 0	182	<u>Q</u> o <u>Q</u>	VDDEH4 Slow	—/ WKPCFG	—/ WKPCFG	99	R6	AA13
EMIOS4 ETPUA4_0 ⁸ RCH2_C GPIO[183]	eMIOS channel eTPU A channel (output only) Reaction channel 2C GPIO	A 42 a	000 000	183	<u>Q</u> o o <u>Q</u>	VDDEH4 Slow	WKPCFG	—/ WKPCFG	29	R5	AB13
EMIOS5 ETPUA5_0 ⁸ GPIO[184]	eMIOS channel eTPU A channel (output only) GPIO	σ <u>Α</u> Ω	01 00	184	Q <u> </u>	VDDEH4 Slow	—/ WKPCFG	—/ WKPCFG	I	I	۲۱4
EMIOS6 ETPUA6_0 ⁸ GPIO[185]	eMIOS channel eTPU A channel (output only) GPIO	σ¥о	00 00	185	Q <u> </u>	VDDEH4 Slow	—/ Down	—/ Down	89	P7	AA14
EMIOS7 ETPUA7_O ⁸ GPIO[186]	eMIOS channel eTPU A channel (output only) GPIO	σХο	10 10	186	<u>Q</u> o <u>Q</u>	VDDEH4 Slow	— / Down	— / Down	69	I	AB14
EMIOS8 ETPUA8_O ⁸ SCI_B_TX GPIO[187]	eMIOS channel eTPU A channel (output only) eSCI B TX GPIO	A 42 a	000 000	187	<u>Q</u> o o <u>Q</u>	VDDEH4 Slow	dn/—	dn /—	02	P8	W15
EMIOS9 ETPUA9_O ⁸ SCI_B_RX GPIO[188]	eMIOS channel eTPU A channel (output only) eSCI B RX GPIO	Р А В	001 100 000	188	<u> </u>	VDDEH4 Slow	dn/—	-/ Up	71	R7	Y15
EMIOS10 DSPI_D_PCS[3] RCH3_B GPIO[189]	eMIOS channel DSPI D peripheral chip select Reaction channel 3B GPIO	Р A2 A2	000 000	189	2002	VDDEH4 Medium	—/ WKPCFG	—/ WKPCFG	73	88	AA15

Table 3. MPC5644A signal properties (continued)

e pin #	324	AB15	AB16	AA16	716	W16	W17	Y17	AA17	AB17	AB18	AA18	Y18	W18	
Package pin #	208	R8	N10	T8	R9	T9		I	I	I	1	I	I	R11	
	176	75	92	77	78	62	I	I	I	I	I	I	I	80	
Status ⁷	After Reset	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	— / Down	— / Down	dn /—	dn /—	dn /—	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ Down	—/ Down	
Sta	During Reset	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ Down	— / Down	dn /—	dn/—	dn/—	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	— / Down	— / Down	
Voltage ⁵ /	Pad Type ⁶	VDDEH4 Medium	VDDEH4 Medium	VDDEH4 Medium	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	VDDEH4 Slow	Clock Synthesizer
Ş	Type	9009	2002	<u>0</u> 0 <u>0</u>	9-09	<u> </u>	0/1	0/2	0/1	<u> </u>	<u> </u>	0/1	0/1	<u>9</u> <u>9</u>	lock Sy
,	PCR4	190	191	192	193	194	195	196	197	198	199	200	201	202	Ö
PCR	PA Field ³	000 000	001 100 000	00 00	000 000	00 00	00	20	00	00	20	00	20	00	
۵	G ₂ A	д А А В	д А 2 В	Ф <u>А</u> Д	д А А	Ф <u>Б</u> Д	<u>م</u> ق	<u>۵</u> ی	<u>۵</u> ت	<u>п</u> 0	പ വ	<u>۵</u> ت	<u>م</u> ق	<u>п</u> 0	
,	Function ¹	eMIOS channel DSPI D peripheral chip select Reaction channel 3C GPIO	eMIOS channel DSPI C data output eTPU A channel (output only) GPIO	eMIOS channel DSPI D data output GPIO	eMIOS channel External interrupt request eTPU A channel (output only) GPIO	eMIOS channel External interrupt request GPIO	eMIOS channel GPIO								
	Name	EMIOS11 DSPI_D_PCS[4] RCH3_C GPIO[190]	EMIOS12 DSPL_C_SOUT ETPUA27_0 ⁸ GPIO[191]	EMIOS13 DSPI_D_SOUT GPIO[192]	EMIOS14 RQ[0] ETPUA29_0 ⁸ GPIO[193]	EMIOS15 RQ[1] GPI0[194]	EMIOS16 GPIO[195]	EMIOS17 GPIO[196]	EMIOS18 GPIO[197]	EMIOS19 GPIO[198]	EMIOS20 GPIO[199]	EMIOS21 GPIO[200]	EMIOS22 GPIO[201]	EMIOS23 GPIO[202]	

Table 3. MPC5644A signal properties (continued)

e pin #	324	V22	U22	AB9	W10		F4	F2		פן. דר	I	I	E3	E2	A6	A7	W22	E4	A2, A20, A21, B3, C4, C22, D5, W20, Y4, Y21, AA3, AA22
Package pin #	208	P16	N16	I	T14		K16	4 4	A15, D1,	N6, N1Z	1	I	B11	A11	A4	A5	R16	5	B1, B16, C2, D3, C2, D3, E4, N5, P4, P13, R3,R14, T2, T15
	176	93	92	I	I		10	7	13		9	2	I	I	1	I	91	12	33, 45, 62, 103, 132, 149,
Status ⁷	After Reset	I	I	CLKOUT	ENGCLK		VDDREG	VRCCTL	VRC33		VDDA	VSSA	VDDA0	VSSA0	VDDA1	VSSA1	VDDPLL	VSTBY	VDD
Sta	During Reset	I	I	I	I		-/-	-/0	-/ O/I		-/1	-/-	-/-	-/-	-/-	-/-	-/-	<u> </u>	- /-
Voltage ⁵ /	Pad Type ⁶	VDDEH6 Analog	VDDEH6 Analog	VDDE5 Fast	VDDE5 Fast	Power / Ground	2 \	I	3.3 V	3.3 V	Λ9	I	2 \	ı	5 V	I	1.2	V 9 - V 6.0	1.2 V
2	Type	0	_	0	0	Power/	_	0	0		_	_	_	_	_	_	_	_	_
	PCR4	1	I	229	214		I	Ι	1	1	1	1	1	I	1	I	1		I
PCR	PA Field ³	10	10	10	10														
۵	G ₂ ▶	۵	ΔК	۵	۵		I	I	1	I	I	1	1	I	1	I	1	1	I
	Function ¹	Crystal oscillator output	Crystal oscillator input External clock input	System clock output	Engineering clock output		Voltage Regulator Supply	Voltage Regulator Control Output	Internal regulator output	Input for external 3.3 V supply	eQADC high reference voltage	eQADC ground/low reference voltage	eQADC high reference voltage	eQADC ground/low reference voltage	eQADC high reference voltage	eQADC ground/low reference voltage	FMPLL Supply Voltage	Power Supply for Standby RAM	Core supply for input or decoupling
	Name	XTAL	EXTAL EXTCLK	СГКОПТ	ENGCLK		VDDREG	VRCCTL	VRC33 ²⁰		VDDA	VSSA	VDDA0 ²¹	VSSA0 ²²	VDDA1 ²¹	VSSA1 ²²	VDDPLL	VSTBY	VDD

Table 3. MPC5644A signal properties (continued)

Δ.	_		2	Voltage ⁵ /	Sta	Status ⁷		Package pin #	e pin #
~ ``~	PA Field ³	PCR4	•		During Reset	After Reset	176	208	324
		I	_	1.8 V - 3.3 V	-/-	VDDE12	1	I	I
1		I	_	1.8 V - 3.3 V	-/-	VDDE2 ²⁴	1	I	M9, M10
		1	_	1.8 V - 3.3 V	- /-	VDDE5	1	T13	N11, W5, W8
1		I	_	3.0 V - 5 V	-/-	VDDE-EH	1	1	R3, V2
		I	_	3.3 V - 5.0 V	-/-	VDDEH1A ²⁵	31	I	I
1		I	_	3.3 V - 5.0 V	-/-	VDDEH1B ²⁵	4	I	I
1		ı	_	3.3 V - 5.0 V	-/-	VDDEH1AB ²⁵	ı	주 4	7
		1	_	3.3 V - 5.0 V	-/-	VDDEH4 ²⁶	1	I	I
1		I	_	3.3 V - 5.0 V	-/-	VDDEH4A ²⁶	55	I	I
l .		I	_	3.3 V - 5.0 V	-/-	VDDEH4B ²⁶	74	1	I
		Ι	_	3.3 V - 5.0 V	-/-	VDDEH4AB ²⁶	1	6 2	W14, AA19
1		I	_	3.3 V - 5.0 V	-/-	VDDЕН6 ²⁷	1	I	I
		1	_	3.3 V - 5.0 V	- /-	VDDEH6A ²⁷	92	I	I
1		Ι	_	3.3 V - 5.0 V	-/-	VDDEH6B ²⁷	110	I	I
1		I	_	3.3 V - 5.0 V	-/-	VDDEH6AB ²⁷	I	F13	M22, U19

Table 3. MPC5644A signal properties (continued)

		_			32, 220, 32, 32, 33, 31, 31, 31, 31, 31, 31, 31, 31, 31
e pin #	324	B22, C21, D15, D20, E19, F19, H19, J14	I	1	A1, A22, B2, B21, C3, C20, D4, D17, D19, T21, J21, J3, K9, K10, J11, J12, K13, K14, L9, L10, L11, L12, L13, L14, L21, M11, M12, M13, M14, N9, N10, N12, N13, N14, N21, P9, P10, P12, P13, P14, T19, T21, T22, W4, Y3, Y20, AA21, AB1, AB22
Package pin #	208	D12	I	I	A1, A16, B2, B15, C3, C14, D4, D13, C3, C14, C4, C8, C9, C9, C9, L7, J8, J9, J10, M16, M16, M16, M17, H8, H2, H13, H13, H2, H14, T1, T16, T1, T16
	176	1	125	138	15, 29, 43, 72, 72, 108, 115, 143,
Status ⁷	After Reset	VDDEH7	VDDEH7A	VDDEH7B	SS/
Sta	During Reset	-/-	-/-	-/-	— / I
Voltage 5	Pad Type ⁶	3.3 V - 5.0 V	3.3 V - 5.0 V	3.3 V - 5.0 V	I
	Type	_	_	_	_
	PCR ⁴		1	I	I
PCR	PA Field ³				
	G ₂ A	1	I	I	I
	Function ¹	I/O Supply Input	I/O Supply Input	I/O Supply Input	Ground
	Name	VDDEH7	VDDEH7A	VDDEH7B	SSA

For each pin in the table, each line in the Function column is a separate function of the pin. For all I/O pins the selection of primary pin function or secondary function or GPIO is done in the SIU except where explicitly noted. See the Signal details table for a description of each signal.

A1 - 0b0010, A2 - 0b0100, A3 - 0b1000, or G - 0b0000. Depending on the register, the PA field size can vary in length. For PA fields having fewer The P/A/G column indicates the position a signal occupies in the muxing order for a pin—Primary, Alternate 1, Alternate 2, Alternate 3, or GPIO. Signals are selected by setting the PA field value in the appropriate PCR register in the SIU module. The PA field values are as follows: P - 0b0001, than four bits, remove the appropriate number of leading zeroes from these values.

 $^3\,$ The Pad Configuration Register (PCR) PA field is used by software to select pin function.

⁴ Values in the PCR No. column refer to registers in the System Integration Unit (SIU). The actual register name is "SIU_PCR" suffixed by the PCR number. For example, PCR[190] refers to the SIU register named SIU_PCR190.

MPC5644A Microcontroller Data Sheet, Rev. 7

- The VDDE and VDDEH supply inputs are broken into segments. Each segment of slow I/O pins (VDDEH) may have a separate supply in the 3.3 V to 5.0 V range (-10%/+5%). Each segment of fast I/O (VDDE) may have a separate supply in the 1.8 V to 3.3 V range (+/- 10%)
- ⁶ See Table 4 for details on pad types.

- O output, I input, Up weak pull up enabled, Down weak pull down enabled, Low output driven low, High output driven high. A dash for the ⁷ The Status During Reset pin is sampled after the internal POR is negated. Prior to exiting POR, the signal has a high impedance. Terminology is function in this column denotes that both the input and output buffer are turned off. The signal name to the left or right of the slash indicates the pin is enabled
- 8 Output only.
- ⁹ When used as ETRIG, this pin must be configured as an input. For GPIO it can be configured either as an input or output.
 - ¹⁰ Maximum frequency is 50 kHz.
- ¹¹ The SIU_PCR219 register is unusual in that it controls pads for two separate device pins: GPIO[219] and MCKO. See the MPC5644A Microcontroller Reference Manual (SIU chapter) for details
- 12 Multivoltage pads are automatically configured in low swing mode when a JTAG or Nexus function is selected, otherwise they are high swing.
 - $^{13}\,\mathrm{On}$ 176 LQFP and 208 MAPBGA packages, this pin is tied low internally.
- ¹⁴ Nexus multivoltage pads default to 5 V operation until the Nexus module is enabled.
- $^{15}\overline{\text{EVTO}}$ should be clamped to 3.3 V to prevent possible damage to external tools that only support 3.3 V.
 - 16 Do not connect pin directly to a power supply or ground.
 - ¹⁷ This signal name is used to support legacy naming.
- ¹⁸ During and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors are disabled when the system clock propagates through the device.
- 19 For pins AN12-AN15, if the analog features are used the VDDEH7 input pins should be tied to VDDA because that segment must meet the VDDA specification to support analog input function.
 - ²⁰ Do not use VRC33 to drive external circuits.
- ²¹ VDDA0 and VDDA1 are shorted together internally in BGA packages. In the QFP package the two pads are double bonded on one pin called
- 22 VSSA0 and VSSA1 are shorted together internally in BGA packages. In the QFP package the two pads are double bonded on one pin called VSSA.
 - $^{23}\,$ VDDE2 and VDDE3 are shorted together in all production packages.
 - $^{24}\,$ VDDE2 and VDDE3 are shorted together in all production packages.
- 25 VDDEH1A, VDDEH1B, and VDDEH1AB are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.
- ²⁶ VDDEH4, VDDEH4A, VDDEH4B, and VDDEH4AB are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.
- ²⁷ VDDEH6, VDDEH6A, VDDEH6B, and VDDEH6AB are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.

56



Table 4. Pad types

Pad Type	Name	I/O Voltage Range
Slow	pad_ssr_hv	3.0V - 5.5 V
Medium	pad_msr_hv	3.0 V - 5.5 V
Fast	pad_fc	3.0 V - 3.6 V
MultiV ^{1,2}	pad_multv_hv	3.0 V - 5.5 V (high swing mode) 3.0 V - 3.6 V (low swing mode)
Analog	pad_ae_hv	0.0 - 5.5 V
LVDS	pad_lo_lv	_

Multivoltage pads are automatically configured in low swing mode when a JTAG or Nexus function is selected, otherwise they are high swing.
 VDDEH7 supply cannot be below 4.5 V when in low-swing mode.

Signal details 2.5

Table 5. Signal details

Signal	Module or Function	Description
CLKOUT	Clock Generation	MPC5644A clock output for the external/calibration bus interface
ENGCLK	Clock Generation	Clock for external ASIC devices
EXTAL	Clock Generation	Input pin for an external crystal oscillator or an external clock source based on the value driven on the PLLREF pin at reset.
PLLREF	Clock Generation Reset/Configuration	PLLREF is used to select whether the oscillator operates in xtal mode or external reference mode from reset. PLLREF=0 selects external reference mode. On the 324BGA package, PLLREF is bonded to the ball used for PLLCFG[0] for compatibility with MPC55xx devices . For the 176-pin QFP and 208-ball BGA packages: 0: External reference clock is selected. 1: XTAL oscillator mode is selected For the 324 ball BGA package: If RSTCFG is 0: 0: External reference clock is selected. 1: XTAL oscillator mode is selected.
		If RSTCFG is 1, XTAL oscillator mode is selected.
XTAL	Clock Generation	Crystal oscillator input
DSPI_B_SCK_LVDS- DSPI_B_SCK_LVDS+	DSPI	LVDS pair used for DSPI_B TSB mode transmission
DSPI_B_SOUT_LVDS- DSPI_B_SOUT_LVDS+	DSPI	LVDS pair used for DSPI_B TSB mode transmission
DSPI_C_SCK_LVDS- DSPI_C_SCK_LVDS+	DSPI	LVDS pair used for DSPI_C TSB mode transmission

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 5. Signal details (continued)

Signal	Module or Function	Description
DSPI_C_SOUT_LVDS- DSPI_C_SOUT_LVDS+	DSPI	LVDS pair used for DSPI_C TSB mode transmission
PCS_B[0] PCS_C[0] PCS_D[0]	DSPI_B - DSPI_D	Peripheral chip select when device is in master mode—slave select when used in slave mode
PCS_B[1:5] PCS_C[1:5] PCS_D[1:5]	DSPI_B - DSPI_D	Peripheral chip select when device is in master mode—not used in slave mode
SCK_B SCK_C SCK_D	DSPI_B - DSPI_D	DSPI clock—output when device is in master mode; input when in slave mode
SIN_B SIN_C SIN_D	DSPI_B - DSPI_D	DSPI data in
SOUT_B SOUT_C SOUT_D	DSPI_B - DSPI_D	DSPI data out
ADDR[10:31]	EBI	The ADDR[10:31] signals specify the physical address of the bus transaction. The 26 address lines correspond to bits 3-31 of the EBI's 32-bit internal address bus. ADDR[15:31] can be used as Address and Data signals when configured appropriately for a multiplexed external bus. This allows 32-bit data operations, or 16-bit data operations without using DATA[0:15] signals.
ALE	ЕВІ	The Address Latch Enable (ALE) signal is used to demultiplex the address from the data bus. It is asserted while the least significant 16 bits of the address are present in the multiplexed address/data bus.
BDIP	EBI	BDIP is asserted to indicate that the master is requesting another data beat following the current one.
<u>CS</u> [0:3]	ЕВІ	CSx is asserted by the master to indicate that this transaction is targeted for a particular memory bank on the Primary external bus.
DATA[0:31]	EBI	The DATA[0:31] signals contain the data to be transferred for the current transaction.
ŌĒ	ЕВІ	OE is used to indicate when an external memory is permitted to drive back read data. External memories must have their data output buffers off when OE is negated. OE is only asserted for chip-select accesses.
RD_WR	EBI	RD_WR indicates whether the current transaction is a read access or a write access.



Table 5. Signal details (continued)

Signal	Module or Function	Description
TA	EBI	TA is asserted to indicate that the slave has received the data (and completed the access) for a write cycle, or returned data for a read cycle. If the transaction is a burst read, TA is asserted for each one of the transaction beats. For write transactions, TA is only asserted once at access completion, even if more than one write data beat is transferred.
TS	EBI	The Transfer Start signal $(\overline{\text{TS}})$ is asserted by the MPC5644A to indicate the start of a transfer.
WE[2:3]	ЕВІ	Write enables are used to enable program operations to a particular memory. WE[2:3] are only asserted for write accesses
WE[0:3]/BE[0:3]	EBI	Write enables are used to enable program operations to a particular memory. These signals can also be used as byte enables for read and write operation by setting the WEBS bit in the appropriate EBI Base Register (EBI_BRn). WE[0:3] are only asserted for write accesses. BE[0:3] are asserted for both read and write accesses
eMIOS[0:23]	eMIOS	eMIOS I/O channels
AN[0:39]	eQADC	Single-ended analog inputs for analog-to-digital converter
FCK	eQADC	eQADC free running clock for eQADC SSI.
MA[0:2]	eQADC	These three control bits are output to enable the selection for an external Analog Mux for expansion channels.
REFBYPC	eQADC	Bypass capacitor input
SDI	eQADC	Serial data in
SDO	eQADC	Serial data out
SDS	eQADC	Serial data select
VRH	eQADC	Voltage reference high input
VRL	eQADC	Voltage reference low input
SCI_A_RX SCI_B_RX SCI_C_RX	eSCI_A - eSCI_C	eSCI receive
SCI_A_TX SCI_B_TX SCI_C_TX	eSCI_A - eSCI_C	eSCI transmit
ETPU_A[0:31]	eTPU	eTPU I/O channel
RCH0_[A:C] RCH1_[A:C] RCH2_[A:C] RCH3_[A:C] RCH4_[A:C] RCH5_[A:C]	eTPU2 Reaction Module	eTPU2 reaction channels. Used to control external actuators, e.g., solenoid control for direct injection systems and valve control in automatic transmissions
TCRCLKA	eTPU2	Input clock for TCR time base
		l J



Table 5. Signal details (continued)

Signal	Module or Function	Description
CAN_A_TX CAN_B_TX CAN_C_TX	FlexCan_A - FlexCAN_C	FlexCAN transmit
CAN_A_RX CAN_B_RX CAN_C_RX	FlexCAN_A - FlexCAN_C	FlexCAN receive
FR_A_RX FR_B_RX	FlexRay	FlexRay receive (Channels A, B)
FR_A_TX_EN FR_B_TX_EN	FlexRay	FlexRay transmit enable (Channels A, B)
FR_A_TX FR_B_TX	FlexRay	Flexray transmit (Channels A, B)
JCOMP	JTAG	Enables the JTAG TAP controller.
TCK	JTAG	Clock input for the on-chip test logic.
TDI	JTAG	Serial test instruction and data input for the on-chip test logic.
TDO	JTAG	Serial test data output for the on-chip test logic.
TMS	JTAG	Controls test mode operations for the on-chip test logic.
EVTI	Nexus	EVTI is an input that is read on the negation of RESET to enable or disable the Nexus Debug port. After reset, the EVTI pin is used to initiate program synchronization messages or generate a breakpoint.
EVTO	Nexus	Output that provides timing to a development tool for a single watchpoint or breakpoint occurrence.
МСКО	Nexus	MCKO is a free running clock output to the development tools which is used for timing of the MDO and MSEO signals.
MDO[0:11] ¹	Nexus	Trace message output to development tools. This pin also indicates the status of the crystal oscillator clock following a power-on reset, when MDO[0] is driven high until the crystal oscillator clock achieves stability and is then negated.
MSEO[0:1] ¹	Nexus	Output pin—Indicates the start or end of the variable length message on the MDO pins
RDY	Nexus	Nexus Ready Output (RDY) is an output that indicates to the development tools the data is ready to be read from or written to the Nexus read/write access registers.



Table 5. Signal details (continued)

Signal	Module or Function	Description
BOOTCFG[0:1]	SIU - Configuration	Two BOOTCFG signals are implemented in MPC5644A MCUs.
		The BAM program uses the BOOTCFG0 bit to determine where to read the reset configuration word, and whether to initiate a FlexCAN or eSCI boot.
		The BOOTCFG1 pin is sampled during the assertion of the RSTOUT signal, and the value is used to update the RSR and the BAM boot mode
		See the MPC5644A Microcontroller Reference Manual for more information.
		The following values are for BOOTCFG[0:1]: 00:Boot from internal flash memory 01:FlexCAN/eSCI boot 10:Boot from external memory using EBI 11:Reserved
		Note: For the 176-pin QFP and 208-ball BGA packages BOOTCFG[0] is always 0 since the EBI interface is not available.
WKPCFG	SIU - Configuration	The WKPCFG pin is applied at the assertion of the internal reset signal (assertion of RSTOUT), and is sampled 4 clock cycles before the negation of the RSTOUT pin.
		The value is used to configure whether the eTPU and eMIOS pins are connected to internal weak pull up or weak pull down devices after reset. The value latched on the WKPCFG pin at reset is stored in the Reset Status Register (RSR), and is updated for all reset sources except the Debug Port Reset and Software External Reset.
		Weak pulldown applied to eTPU and eMIOS pins at reset Weak pullup applied to eTPU and eMIOS pins at reset.
ETRIG[2:3]	SIU - eQADC Triggers	External signal eTRIGx triggers eQADC CFIFOx
GPIO[206] ETRIG0 (Input)	SIU - eQADC Triggers	External signal eTRIGx triggers eQADC CFIFOx
GPIO[207] ETRIG1 (Input)	SIU - eQADC Triggers	External signal eTRIGx triggers eQADC CFIFOx
IRQ[0:5] IRQ[7:15]	SIU - External Interrupts	The IRQ[0:15] pins connect to the SIU IRQ inputs. IMUX Select Register 1 is used to select the IRQ[0:15] pins as inputs to the IRQs.
		See the MPC5644A Microcontroller Reference Manual for more information.
NMI	SIU - External Interrupts	Non-Maskable Interrupt



Table 5. Signal details (continued)

Signal	Module or Function	Description
GPIO[0:3] GPIO[8:43] GPIO[62:65] GPIO[68:70] GPIO[75:145] GPIO[179:204] GPIO[208:213] GPIO[219] GPIO[244:245]	SIU - GPIO	Configurable general purpose I/O pins. Each GPIO input and output is separately controlled by an 8-bit input (GPDI) or output (GPDO) register. Additionally, each GPIO pins is configured using a dedicated SIU_PCR register. The GPIO pins are generally multiplexed with other I/O pin functions. See The MPC5644A Microcontroller Reference Manual for more information.
RESET	SIU - Reset	The RESET pin is an active low input. The RESET pin is asserted by an external device during a power-on or external reset. The internal reset signal asserts only if the RESET pin asserts for 10 clock cycles. Assertion of the RESET pin while the device is in reset causes the reset cycle to start over. The RESET pin has a glitch detector which detects spikes greater than two clock cycles in duration that fall below the switch point of the input buffer logic of the VDDEH input pins. The switch point lies between the maximum VIL and minimum VIH specifications for the VDDEH input pins.
RSTCFG	SIU - Reset	Used to enable or disable the PLLREF and the BOOTCFG[0:1] configuration signals. 0: Get configuration information from BOOTCFG[0:1] and PLLREF 1: Use default configuration of booting from internal flash with crystal clock source Note: For the 176-pin QFP and 208-ball BGA packages RSTCFG is always 0, so PLLREF and BOOTCFG signals are used.
RSTOUT	SIU - Reset	The RSTOUT pin is an active low output that uses a push/pull configuration. The RSTOUT pin is driven to the low state by the MCU for all internal and external reset sources. There is a delay between initiation of the reset and the assertion of the RSTOUT pin.

pin.

Do not connect pin directly to a power supply or ground.



Table 6. Power/ground segmentation

Power Segment	Voltage	I/O Pins Powered by Segment
VDDE2	1.8 V - 3.3 V	CS0, CS1, CS2, CS3,RD_WR, BDIP, WE0, WE1, OE, TS, TA
VDDE3	1.8 V - 3.3 V	ADDR12, ADDR13, ADDR14, ADDR15
VDDE5	1.8 V - 3.3 V	DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, CLKOUT, ENGCLK
VDDE12	1.8 V - 3.3 V	CAL_CS0, CAL_CS2, CAL_CS3 CAL_ADDR12, CAL_ADDR13, CAL_ADDR14, CAL_ADDR15, CAL_ADDR16, CAL_ADDR17, CAL_ADDR18, CAL_ADDR19, CAL_ADDR20, CAL_ADDR21, CAL_ADDR22, CAL_ADDR23, CAL_ADDR24, CAL_ADDR25, CAL_ADDR26, CAL_ADDR27, CAL_ADDR28, CAL_ADDR29, CAL_ADDR30, CAL_DATA0, CAL_DATA1, CAL_DATA2, CAL_DATA3, CAL_DATA4, CAL_DATA5, CAL_DATA6, CAL_DATA7, CAL_DATA8, CAL_DATA9, CAL_DATA10, CAL_DATA11, CAL_DATA12, CAL_DATA13, CAL_DATA14, CAL_DATA15, CAL_RD_WR, CAL_WE0, CAL_WE1, CAL_OE, CAL_TS
VDDE-EH	3.0 V - 5 V	ADDR16, ADDR17, ADDR18, ADDR19, ADDR20, ADDR21, ADDR22, ADDR23, ADDR24, ADDR25, ADDR26, ADDR27, ADDR28, ADDR29, ADDR30, ADDR31
VDDEH1	3.3 V - 5.0 V	ETPUA10, ETPUA11, ETPUA12, ETPUA13, ETPUA14, ETPUA15, ETPUA16, ETPUA17, ETPUA18, ETPUA19, ETPUA20, ETPUA21, ETPUA22, ETPUA23, ETPUA24, ETPUA25, ETPUA26, ETPUA27, ETPUA28, ETPUA29, ETPUA30, ETPUA31
VDDEH4	3.3 V - 5.0 V	EMIOS0, EMIOS1, EMIOS2, EMIOS3, EMIOS4, EMIOS5, EMIOS6, EMIOS7, EMIOS8, EMIOS9, EMIOS10, EMIOS11, EMIOS12, EMIOS13, EMIOS14, EMIOS15, EMIOS16, EMIOS17, EMIOS18, EMIOS19, EMIOS20, EMIOS21, EMIOS22, EMIOS23, TCRCLKA, ETPUA0, ETPUA1, ETPUA2, ETPUA3, ETPUA4, ETPUA5, ETPUA6, ETPUA7, ETPUA8, ETPUA9, ETPUA0
VDDEH6	3.3 V - 5.0 V	RESET, RSTOUT, PLLREF, PLLCFG1, RSTCFG, BOOTCFG0, BOOTCFG1, WKPCFG, CAN_A_TX, CAN_A_RX, CAN_B_TX, CAN_B_RX, CAN_C_TX, CAN_C_RX, SCI_A_TX, SCI_A_RX, SCI_B_TX, SCI_C_RX, DSPI_B_SCK, DSPI_B_SIN, DSPI_B_SOUT, DSPI_B_PCS[0], DSPI_B_PCS[1], DSPI_B_PCS[2], DSPI_B_PCS[3], DSPI_B_PCS[4], DSPI_B_PCS[5], SCI_B_RX, SCI_C_TX, EXTAL, XTAL
VDDEH7	3.3 V - 5.0 V	EMIOS14, EMIOS 15, GPIO98, GPIO99, GPIO203, GPIO204, GPIO206, GPIO207, GPIO219, EVTI, EVTO, MDO4, MDO5, MDO6, MDO7, MDO8, MDO9, MDO10, MDO11, MSEO0, MSEO1, RDY, TCK, TDI, TDO, TMS, JCOMP, DSPI_A_SCK, DSPI_A_SIN, DSPI_A_SOUT, DSPI_A_PCS[0], DSPI_A_PCS[1], DSPI_A_PCS[4], DSPI_A_PCS[5], AN12-SDS, AN13-SDO, AN14-SDI, AN15-FCK



Table 6. Power/ground segmentation

Power Segment	Voltage	I/O Pins Powered by Segment
VDDA	5 V	ANO, AN1, AN2, AN3, AN4, AN5, AN6, AN7, AN8, AN9, AN10, AN11, AN16, AN17, AN18, AN19, AN20, AN21, AN22, AN23, AN24, AN25, AN26, AN27, AN28, AN29, AN30, AN31, AN32, AN33, AN34, AN35, AN36, AN37, AN38, AN39, VRH, VRL, REFBYBC
VRC33 ¹	3.3 V	MCKO, MDO0, MDO1, MDO2, MDO3
	O	ther Power Segments
VDDREG	5 V	_
VRCCTL	_	_
VDDPLL	1.2 V	_
VSTBY	0.95–1.2 V (unregulated mode)	_
	2.0–5.5 V (regulated mode)	_
VSS	_	_
1 Do not use VRC33	3 to drive external circ	uits.



3 Electrical characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5644A series of MCUs.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

3.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 7 are used and the parameters are tagged accordingly in the tables where appropriate.

Table 7. Parameter classifications

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 Maximum ratings

Table 8. Absolute maximum ratings¹

Symbol		Parameter	Conditions	Value		Unit
		raiailletei		min	max	Oilit
V _{DD}	SR	1.2 V core supply voltage ²		-0.3	1.32	V
V _{FLASH}	SR	Flash core voltage ^{3,4}		-0.3	3.6	V
V _{STBY}	SR	SRAM standby voltage ⁵		-0.3	6	V
V _{DDPLL}	SR	Clock synthesizer voltage		-0.3	1.32	V
V _{RC33}	SR	Voltage regulator control input voltage ⁴		-0.3	3.6	V

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 8. Absolute maximum ratings¹ (continued)

Symbol		Parameter	Conditions	Value		Unit
Symbol		Farameter	Conditions	min	max	
V _{DDA}	SR	Analog supply voltage ⁵	Reference to V _{SSA}	-0.3	5.5	٧
V_{DDE}	SR	I/O supply voltage ^{4,6}		-0.3	3.6	٧
V _{DDEH}	SR	I/O supply voltage ⁵		-0.3	5.5	V
V _{IN}	SR	DC input voltage ⁷	V _{DDEH} powered I/O pads	-1.0 ⁸	V _{DDEH} + 0.3 V ⁹	V
			V _{DDE} powered I/O pads	-1.0 ¹⁰	V _{DDE} + 0.3 V ¹⁰	
			V _{DDA} powered I/O pads	-1.0	5.5	
V _{DDREG}	SR	Voltage regulator supply voltage		-0.3	5.5	V
V _{RH}	SR	Analog reference high voltage	Reference to VRL	-0.3	5.5	V
V _{SS} – V _{SSA}	SR	V _{SS} differential voltage		-0.1	0.1	٧
V _{RH} – V _{RL}	SR	V _{REF} differential voltage		-0.3	5.5	V
V _{RL} – V _{SSA}	SR	VRL to V _{SSA} differential voltage		-0.3	0.3	V
V _{SSPLL} – V _{SS}	SR	V _{SSPLL} to V _{SS} differential voltage		-0.1	0.1	V
I _{MAXD}	SR	Maximum DC digital input current ¹¹	Per pin, applies to all digital pins	-3	3	mA
I _{MAXA}	SR	Maximum DC analog input current ¹²	Per pin, applies to all analog pins	_	5	mA
Τ _J	SR	Maximum operating temperature range - die junction temperature		-40.0	150.0	°C
T _{STG}	SR	Storage temperature range		-55.0	150.0	°C
T _{SDR}	SR	Maximum solder temperature ¹³		_	260.0	°C
MSL	SR	Moisture sensitivity level ¹⁴		_	3	

Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

 $^{^2}$ Allowed 2 V for 10 hours cumulative time, remaining time at 1.2 V +10%.

 $^{^3}$ The V_{FLASH} supply is connected to V_{RC33} in the package substrate. This specification applies to calibration package devices only.

 $^{^4}$ Allowed 5.3 V for 10 hours cumulative time, remaining time at 3.3 V +10%.

⁵ Allowed 5.9 V for 10 hours cumulative time, remaining time at 5 V +10%.



- 6 All functional non-supply I/O pins are clamped to V_{SS} and V_{DDE} , or V_{DDEH} .
- AC signal overshoot and undershoot of up to 2.0 V of the input voltages is permitted for an accumulative duration of 60 hours over the complete lifetime of the device (injection current not limited for this duration).
- ⁸ Internal structures hold the voltage greater than –1.0 V if the injection current limit of 2 mA is met.
- Internal structures hold the input voltage less than the maximum voltage on all pads powered by V_{DDEH} supplies, if the maximum injection current specification is met (2 mA for all pins) and V_{DDEH} is within the operating voltage specifications.
- ¹⁰ Internal structures hold the input voltage less than the maximum voltage on all pads powered by V_{DDE} supplies, if the maximum injection current specification is met (2 mA for all pins) and V_{DDE} is within the operating voltage specifications.
- ¹¹ Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- ¹² Total injection current for all analog input pins must not exceed 15 mA.
- ¹³ Solder profile per IPC/JEDEC J-STD-020D.
- ¹⁴ Moisture sensitivity per JEDEC test method A112.

3.3 Thermal characteristics

Table 9. Thermal characteristics for 176-pin QFP¹

Symbo	ol	С	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection ²	Single layer board - 1s	38	°C/W
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection ²	Four layer board - 2s2p	31	°C/W
$R_{\theta JMA}$	CC	D	Junction-to-Moving-Air, Ambient ²	200 ft./min., single layer board - 1s	30	°C/W
$R_{\theta JMA}$	CC	D	Junction-to-Moving-Air, Ambient ²	at 200 ft./min., four layer board - 2s2p	25	°C/W
$R_{\theta JB}$	CC	D	Junction-to-Board ³		20	°C/W
$R_{\theta JCtop}$	CC	D	Junction-to-Case ⁴		5	°C/W
Ψ_{JT}	CC	D	Junction-to-Package Top, Natural Convection ⁵		2	°C/W

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

MPC5644A Microcontroller Data Sheet, Rev. 7

Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

⁵ Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.



Table 10. Thermal characteristics for 208-pin MAPBGA¹

Symbo	ol	С	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection ^{2,3}	One layer board - 1s	39	°C/W
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection ^{2,4}	Four layer board - 2s2p	24	°C/W
$R_{\theta JMA}$	CC	D	Junction-to-Moving-Air, Ambient ^{2,4}	at 200 ft./min., one layer board	31	°C/W
$R_{\theta JMA}$	CC	D	Junction-to-Moving-Air, Ambient ^{2,4}	at 200 ft./min., four layer board 2s2p	20	°C/W
$R_{\theta JB}$	CC	D	Junction-to-board ⁵	Four layer board - 2s2p	13	°C/W
$R_{\theta JC}$	CC	D	Junction-to-case ⁶		6	°C/W
Ψ_{JT}	CC	D	Junction-to-package top natural convection ⁷		2	°C/W

Thermal characteristics are targets based on simulation that are subject to change per device characterization.

Table 11. Thermal characteristics for 324-pin TEPBGA¹

Symbol		С	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection ²	Single layer board - 1s	29	°C/W
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection ²	Four layer board - 2s2p	19	°C/W
$R_{ heta JMA}$	CC	D	Junction-to-Moving-Air, Ambient ²	at 200 ft./min., single layer board	23	°C/W
$R_{\theta JMA}$	СС	D	Junction-to-Moving-Air, Ambient ²	at 200 ft./min., four layer board 2s2p	16	°C/W
$R_{\theta JB}$	СС	D	Junction-to-Board ³		10	°C/W
$R_{\theta JCtop}$	CC	D	Junction-to-Case ⁴		7	°C/W
Ψ_{JT}	CC	D	Junction-to-Package Top, Natural Convection ⁵		2	°C/W

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization.

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

³ Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

⁴ Per JEDEC JESD51-6 with the board horizontal.

⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.



Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

3.3.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, $T_{\rm I}$, can be obtained from the equation:

$$T_{J} = T_{A} + (R_{\theta,JA} * P_{D})$$
 Eqn. 1

where:

 T_A = ambient temperature for the package (o C)

 $R_{\theta IA}$ = junction-to-ambient thermal resistance (${}^{\circ}C/W$)

 P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_{J} = T_{B} + (R_{\theta,JB} * P_{D})$$
 Eqn. 2

where:

 $T_B = \text{board temperature for the package perimeter } (^{\circ}C)$

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8S

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

MPC5644A Microcontroller Data Sheet, Rev. 7



The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

$$R_{\theta,JA} = R_{\theta,JC} + R_{\theta CA}$$
 Eqn. 3

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (${}^{o}C/W$)

 $R_{\theta IC}$ = junction-to-case thermal resistance (${}^{\circ}C/W$)

 $R_{\theta CA}$ = case to ambient thermal resistance (${}^{\circ}C/W$)

 $R_{\theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

$$T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$$
 Eqn. 4

where:

 T_T = thermocouple temperature on top of the package (o C)

 Ψ_{JT} = thermal characterization parameter (${}^{\circ}C/W$)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International

3081 Zanker Road San Jose, CA 95134 USA (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications", Electronic Packaging and Production, pp. 53-58, March 1998.

MPC5644A Microcontroller Data Sheet, Rev. 7



• B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

3.4 EMI (electromagnetic interference) characteristics

Table 12. EMI Testing Specifications¹

Symbol	Parameter	Conditions	Clocks	Frequency Range	Level (Max)	Unit
Radiated	V _{RE_TEM}	V _{DDREG} = 5.25 V;	16 MHz crystal	150 kHz – 50 MHz	20	dBμV
emissions, electric field		No P 150 kHz – 30 MHz RBW 9 kHz, Step Size 5 kHz 30 MHz – 1 GHz - RBW 120 kHz, Step Size 80 kHz 16 I	40 MHz bus No PLL frequency	50 – 150 MHz	20	
			modulation	150 – 500 MHz	26	
				500 – 1000 MHz	26	
				IEC Level	K	_
				SAE Level	3	_
			16 MHz crystal	150 kHz- 50 MHz	13	dBμV
			40 MHz bus ±2% PLL	50 – 150 MHz	13	i
			frequency	150 – 500 MHz	11	
			modulation	500 – 1000 MHz	13	
				IEC Level	L	_
				SAE Level	2	_

EMI testing and I/O port waveforms per SAE J1752/3 issued 1995-03 and IEC 61967-2.

3.5 Electrostatic discharge (ESD) characteristics

Table 13. ESD ratings^{1,2}

Symbol		Parameter	Conditions	Value	Unit
_	SR	ESD for Human Body Model (HBM)	_	2000	V
R1	SR	HBM circuit description	_	1500	Ω
С	SR		_	100	pF
_	SR	ESD for field induced charge Model	All pins	500	V
		(FDCM)	Corner pins	750	
_	SR	Number of pulses per pin	Positive pulses (HBM)	1	_
			Negative pulses (HBM)	1	_
_	SR	Number of pulses	_	1	_

All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.



Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature."

3.6 Power management control (PMC) and power on reset (POR) electrical specifications

Table 14. PMC Operating Conditions and External Regulators Supply Voltage

ID	Name		Name Parameter		Min	Тур	Max	Unit
1	Jtemp	SR	_	Junction temperature	-40	27	150	°C
2	Vddreg	SR	_	PMC 5 V supply voltage V _{DDREG}	4.75	5	5.25	V
3	Vdd	SR		Core supply voltage 1.2 V V _{DD} when external regulator is used without disabling the internal regulator (PMC unit turned on, LVI monitor active) ¹	1.26 ²	1.3	1.32	V
3a	_	SR		Core supply voltage 1.2 V V _{DD} when external regulator is used with a disabled internal regulator (PMC unit turned-off, LVI monitor disabled)	1.14	1.2	1.32	V
4	lvdd	SR	_	Voltage regulator core supply maximum required DC output current	400	_	_	mA
5	Vdd33	SR	_	Regulated 3.3 V supply voltage when external regulator is used without disabling the internal regulator (PMC unit turned-on, internal 3.3V regulator enabled, LVI monitor active) ³	3.3	3.45	3.6	V
5a	_	SR		Regulated 3.3 V supply voltage when external regulator is used with a disabled internal regulator (PMC unit turned-off, LVI monitor disabled)	3	3.3	3.6	V
6	_	SR	_	Voltage regulator 3.3 V supply maximum required DC output current	80		_	mA

An internal regulator controller can be used to regulate core supply.

² The minimum supply required for the part to exit reset and enter in normal run mode is 1.28 V.

³ An internal regulator can be used to regulate 3.3 V supply.



Table 15. PMC Electrical Characteristics

ID	Nam	е		Parameter	Min	Тур	Max	Unit	Notes
1	VBG	CC	С	Nominal bandgap voltage reference	_	1.219	_	V	
1a		CC	Р	Untrimmed bandgap reference voltage	VBG - 7%	VBG	Vbg + 6%	V	
1b	_	CC	Р	Trimmed bandgap reference voltage (5 V, 27 °C)	VBG -10mV	VBG	VBG + 10mV	V	
1c	_	CC	С	Bandgap reference temperature variation	_	100	_	ppm /°C	
1d		CC	С	Bandgap reference supply voltage variation	_	3000	_	ppm /V	
2	Vdd	CC	С	Nominal V _{DD} core supply internal regulator target DC output voltage ¹	_	1.28	_	٧	
2a	_	CC	Р	Nominal V _{DD} core supply internal regulator target DC output voltage variation at power-on reset	Vdd - 6%	Vdd	Vdd + 10%	V	
2b	_	CC	Р	Nominal V _{DD} core supply internal regulator target DC output voltage variation after power-on reset	Vdd - 10% ²	Vdd	Vdd + 3%	V	
2c	_	CC	С	Trimming step Vdd	_	20	_	mV	
2d	Ivrcctl	СС	С	Voltage regulator controller for core supply maximum DC output current	20	_	_	mA	
3	Lvi1p2	СС	С	Nominal LVI for rising core supply ³	_	1.160	_	V	
3a	_	CC	С	Variation of LVI for rising core supply at power-on reset	1.120	1.200	1.280	٧	See note ⁴
3b	_	СС	С	Variation of LVI for rising core supply after power-on reset	Lvi1p2 - 3%	Lvi1p2	Lvi1p2 + 3%	V	See note 4
3с	_	CC	С	Trimming step LVI core supply	_	20	_	mV	
3d	Lvi1p2_h	CC	С	LVI core supply hysteresis	_	40	_	mV	
4	Por1.2V_r	СС	С	POR 1.2 V rising	_	0.709	_	V	
4a	_	СС	С	POR 1.2 V rising variation	Por1.2V_r- 35%	Por1.2V_r	Por1.2V_r + 35%	V	
4b	Por1.2V_f	СС	С	POR 1.2 V falling	_	0.638	_	V	
4c	_	СС	С	POR 1.2 V falling variation	Por1.2V_f- 35%	Por1.2V_f	Por1.2V_f+ 35%	V	



Table 15. PMC Electrical Characteristics (continued)

ID	Name	е		Parameter	Min	Тур	Max	Unit	Notes
5	Vdd33	CC	С	Nominal 3.3 V supply internal regulator DC output voltage	_	3.39	_	V	
5а	1	CC	Р	Nominal 3.3 V supply internal regulator DC output voltage variation at power-on reset	Vdd33 - 8.5%	Vdd33	Vdd3 + 7%	٧	See note ⁵
5b	_	CC	Р	Nominal 3.3 V supply internal regulator DC output voltage variation power-on reset	Vdd33 - 7.5%	Vdd33	Vdd33 + 7%	V	With internal load up to Idd3p3
5c	_	СС	D	Voltage regulator 3.3 V output impedance at maximum DC load	_	_	2	Ω	
5d	ldd3p3	CC	Р	Voltage regulator 3.3 V maximum DC output current (internal regulator enabled) ⁶	80 ⁷	_	_	mA	
5e	Vdd33 ILim	СС	С	Voltage regulator 3.3 V DC current limit	_	130	_	mA	
6	Lvi3p3	CC	С	Nominal LVI for rising 3.3 V supply	_	3.090	_	٧	The Lvi3p3 specs are also valid for the Vddeh LVI
6a	_	СС	С	Variation of LVI for rising 3.3 V supply at power-on reset	Lvi3p3 - 6%	Lvi3p3	Lvi3p3 + 6%	٧	See note ⁸
6b	_	CC	С	Variation of LVI for rising 3.3 V supply after power-on reset	Lvi3p3 - 3%	Lvi3p3	Lvi3p3 + 3%	V	See note 8
6c	_	СС	С	Trimming step LVI 3.3 V	_	20	_	mV	
6d	Lvi3p3_h	СС	С	LVI 3.3 V hysteresis	_	60	_	mV	
7	Por3.3V_r	CC	С	Nominal POR for rising 3.3 V supply	_	2.07	_	V	The 3.3V POR specs are also valid for the V _{DDEH} POR
7a	_	CC	С	Variation of POR for rising 3.3 V supply	Por3.3V_r- 35%	Por3.3V_r	Por3.3V_r + 35%	V	
7b	Por3.3V_f	СС	С	Nominal POR for falling 3.3 V supply	_	1.95	_	٧	
7c	_	СС	С	Variation of POR for falling 3.3 V supply	Por3.3V_f- 35%	Por3.3V_f	Por3.3V_f+ 35%	V	
8	Lvi5p0	СС	С	Nominal LVI for rising 5 V V _{DDREG} supply	_	4.290	_	٧	



Table 15. PMC Electrical Characteristics (continued)

ID	Nam	е		Parameter	Min	Тур	Max	Unit	Notes
8a	_	CC	С	Variation of LVI for rising 5 V V _{DDREG} supply at power-on reset	Lvi5p0 - 6%	Lvi5p0	Lvi5p0 + 6%	V	
8b	_	СС	С	Variation of LVI for rising 5 V V _{DDRE} G supply power-on reset	Lvi5p0 - 3%	Lvi5p0	Lvi5p0 + 3%	V	
8c	_	CC	С	Trimming step LVI 5 V	_	20	_	mV	
8d	Lvi5p0_h	CC	С	LVI 5 V hysteresis	_	60	_	mV	
9	Por5V_r	CC	С	Nominal POR for rising 5 V V _{DDREG} supply	_	2.67	_	V	
9a	_	CC	С	Variation of POR for rising 5 V V _{DDREG} supply	Por5V_r - 35%	Por5V_r	Por5V_r + 50%	V	
9b	Por5V_f	CC	С	Nominal POR for falling 5 V V _{DDREG} supply	_	2.47	_	V	
9с	_	CC	С	Variation of POR for falling 5 V V _{DDREG} supply	Por5V_f - 35%	Por5V_f	Por5V_f + 50%	V	

Using external ballast transistor.

3.6.1 Voltage regulator controller (V_{RC}) electrical specifications

Table 16. VRC electrical specifications

Symbol	Parameter		Min.	Max.	Units
l	Current can be sourced by V _{RCCTL} at Tj:	25 °C	TBD	_	mA
VRCCTL		150 °C	TBD	_	mA
	Required gain at Tj: $I_{DD} \div I_{VRCCTL} (f_{sys} = f_{MAX})^{1,3,4}$	– 40 °C	TBD	_	_
BETA ²	IDD ÷ IVRCCTL (T _{sys} = T _{MAX}) 1,0,1	25 °C	TBD	_	_
		150 °C	TBD	TBD	_

 $^{^{1}}$ I_{VRCCTL} is measured at the following conditions: V_{DD} = 1.35 V, V_{RC33} = 3.1 V, V_{VRCCTL} = 2.2 V.

MPC5644A Microcontroller Data Sheet, Rev. 7

² Min range is extended to 10% since Lvi1p2 is reprogrammed from 1.2 V to 1.16 V after power-on reset.

³ LVI for falling supply is calculated as LVI rising – LVI hysteresis.

⁴ Lvi1p2 tracks DC target variation of internal Vdd regulator. Minimum and maximum Lvi1p2 correspond to minimum and maximum Vdd DC target respectively.

⁵ Minimum loading (<10 mA) for reading trim values from flash, powering internal RC oscillator, and IO consumption during POR.

⁶ No external load is allowed, except for use as a reference for an external tool.

⁷ This value is valid only when the internal regulator is bypassed. When the internal regulator is enabled, the maximum external load allowed on the Nexus pads is 30 pF at 40 MHz.


⁸ Lvi3p3 tracks DC target variation of internal Vdd33 regulator. Minimum and maximum Lvi3p3 correspond to minimum and maximum Vdd33 DC target respectively.



- ² BETA represents the worst-case external transistor. It is measured on a per-part basis and calculated as $(I_{DD} \div I_{VRCCTL})$.
- ³ Refer to Table 52 for the maximum operating frequency.
- 4 Values are based on I_{DD} from high-use applications as explained in the I_{DD} Electrical Specification.

3.6.2 Regulator Example

In designs where the MPC5644A microcontroller's internal regulators are used, a ballast is required for generation of the 1.2 V internal supply. No ballast is required when an external 1.2 V supply is used.



VRCCTL capacitor and resistor is required

Figure 8. Core voltage regulator controller external components preferred configuration

Table 17. MPC5644A External network specification

External Network Parameter	Min	Тур	Мах	Comment
T1				NJD2873 or BCP68 only
Cb	1.1 μF	2.2μF	2.97μF	X7R,-50%/+35%
Се	3*2.35μF+5μF	3*4.7μF+10μF	3*6.35μF+13.5μF	X7R, -50%/+35%
Equivalent ESR of Ce capacitors	$5m\Omega$		50mΩ	
Cd	4*50nF	4*100nF	4*135nF	X7R, -50%/+35%
Rb	9Ω	10Ω	11 Ω	+/-10%

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 17. MPC5644A External network specification

External Network Parameter	Min	Тур	Max	Comment
Re	0.252Ω	0.280Ω	0.308Ω	+/-10%
Creg		10μF		It depends on external Vreg.
Сс	5μF	10μF	13.5μF	X7R, -50%/+35%
Rc	1.1Ω		5.6Ω	May or may not be required. It depends on the allowable power dissipation of T1.

3.6.3 Recommended power transistors

The following NPN transistors are recommended for use with the on-chip voltage regulator controller: ON SemiconductorTM BCP68T1 or NJD2873 as well as Philips SemiconductorTM BCP68. The collector of the external transistor is preferably connected to the same voltage supply source as the output stage of the regulator.

Table 18. Recommended operating characteristics

Symbol	Parameter	Value	Unit
h _{FE} (β)	DC current gain (Beta)	60 – 550	_
P _D	Absolute minimum power dissipation	>1.0 (1.5 preferred)	W
I _{CMaxDC}	Minimum peak collector current	1.0	Α
VCE _{SAT}	Collector-to-emitter saturation voltage	200 – 600 ¹	mV
V _{BE}	Base-to-emitter voltage	0.4 – 1.0	V

Adjust resistor at bipolar transistor collector for 3.3 V/5.0 V to avoid VCE < VCE_{SAT}.

3.7 Power up/down sequencing

There is no power sequencing required among power sources during power up and power down, in order to operate within specification.

Although there are no power up/down sequencing requirements to prevent issues such as latch-up or excessive current spikes the state of the I/O pins during power up/down varies according to Table 19 for all pins with fast pads, and Table 20 for all pins with medium, slow, and multi-voltage pads.

Table 19. Power sequence pin states (fast pads)

V _{DDE}	V _{RC33}	V_{DD}	Pad State
LOW	X	Х	LOW
V_{DDE}	LOW	Х	HIGH
V_{DDE}	V _{RC33}	LOW	HIGH IMPEDANCE
V_{DDE}	V _{RC33}	V_{DD}	FUNCTIONAL

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 20. Power sequence pin states (medium, slow, and multi-voltage pads)

V _{DDEH}	V _{DD}	Pad State
LOW	Х	LOW
V _{DDEH}	LOW	HIGH IMPEDANCE
V _{DDEH}	V_{DD}	FUNCTIONAL

3.8 DC electrical specifications

Table 21. DC electrical specifications

Symbol	ı	С	Parameter	Conditions		Value		Unit
Symbol	ļ		Parameter	Conditions	min	typ	max	- Unit
V _{DD}	SR	_	Core supply voltage	_	1.14		1.32	V
V _{DDE}	SR	_	I/O supply voltage	_	1.62		3.6	V
V _{DDEH}	SR	_	I/O supply voltage	_	3.0		5.25	V
V _{DDE-EH}	SR	_	I/O supply voltage	_	3.0		5.25	V
V _{RC33}	SR	_	3.3 V regulated voltage ¹	_	3.0	_	3.6	V
V _{DDA}	SR	_	Analog supply voltage	_	4.75 ²	_	5.25	V
V _{INDC}	SR	_	Analog input voltage	_	V _{SSA} -0.3	_	V _{DDA} +0.3	V
V _{SS} - V _{SSA}	SR	_	V _{SS} differential voltage	_	-100	_	100	mV
V _{RL}	SR	_	Analog reference low voltage	_	V _{SSA}	_	V _{SSA} +0.1	V
V _{RL} – V _{SSA}	SR	_	VRL differential voltage	_	-100	_	100	mV
V _{RH}	SR	_	Analog reference high voltage	_	V _{DDA} -0.1	_	V_{DDA}	V
$V_{RH} - V_{RL}$	SR	_	V _{REF} differential voltage	_	4.75	_	5.25	V
V _{DDF}	SR	_	Flash operating voltage ³	_	1.14	_	1.32	V
V _{FLASH} ⁴	SR	_	Flash read voltage	_	3.0	_	3.6	V
V _{STBY}	SR	_	SRAM standby voltage	Unregulated mode	0.95	_	1.2	V
			Keep-out Range: 1.2V–2V	Regulated mode	2.0	_	5.5	



Table 21. DC electrical specifications (continued)

O b			Deve	Conditions		Value		He!!
Symbo	1	С	Parameter	Conditions	min	typ	max	Unit
V_{DDREG}	SR	_	Voltage regulator supply voltage	_	4.75	_	5.25	V
V _{DDPLL}	SR	_	Clock synthesizer operating voltage	_	1.14	_	1.32	V
V _{SSPLL} – V _{SS}	SR	_	V _{SSPLL} to V _{SS} differential voltage	_	-100	_	100	mV
V_{IL_S}	СС	С	Slow/medium I/O pad input low voltage	Hysteresis enabled	V _{SS} -0.3	_	0.35*V _{DDEH}	V
		Р		Hysteresis disabled	V _{SS} -0.3	_	0.40*V _{DDEH}	
$V_{IL_{F}}$	СС	С	Fast pad I/O input low voltage	Hysteresis enabled	V _{SS} -0.3	_	0.35*V _{DDE}	V
		Р		Hysteresis disabled	V _{SS} -0.3	_	0.40*V _{DDE}	
V _{IL_LS}	input low voltage in		Hysteresis enabled	V _{SS} -0.3	_	0.8	V	
		P Low-swing-mode ^{5,6,7,}		Hysteresis disabled	V _{SS} -0.3	_	1.1	
V _{IL_HS}	СС	С	Multi-voltage pad I/O input low voltage in	Hysteresis enabled	V _{SS} -0.3	_	0.35 V _{DDEH}	V
		Р	high-swing-mode	Hysteresis disabled	V _{SS} -0.3	_	0.4 V _{DDEH}	
V _{IH_S}	СС	С	Slow/medium pad I/O input high voltage ⁹	Hysteresis enabled	0.65 V _{DDEH}	_	V _{DDEH} +0.3	V
		Р		Hysteresis disabled	0.55 V _{DDEH}	_	V _{DDEH} +0.3	
V _{IH_F}	СС	С	Fast I/O input high voltage	Hysteresis enabled	0.65 V _{DDE}	_	V _{DDE} +0.3	V
		Р		Hysteresis disabled	0.58 V _{DDE}	_	V _{DDE} +0.3	
V_{IH_LS}	CC	С	Multi-voltage pad I/O input high voltage in	Hysteresis enabled	2.5	_	V _{DDEH} +0.3	V
		Р	low-swing-mode ^{5,6,7,8}	Hysteresis disabled	2.2	_	V _{DDEH} +0.3	
V _{IH_HS}	СС	С	Multi-voltage I/O input high voltage in	Hysteresis enabled	0.65 V _{DDEH}	_	V _{DDEH} +0.3	V
		Р	high-swing-mode	Hysteresis disabled	0.55 V _{DDEH}	_	V _{DDEH} +0.3	



Table 21. DC electrical specifications (continued)

O	Symbol C		Barrara da ri	0			Unit	
Symbol	l	C	Parameter	Conditions	min	typ	max	Unit
V _{OL_S}	CC	Р	Slow/medium pad I/O output low voltage ⁹		_	_	0.2*V _{DDEH}	V
V _{OL_F}	CC	Р	Fast I/O output low voltage ⁹		_	_	0.2*V _{DDE}	V
V _{OL_LS}	CC	Р	Multi-voltage pad I/O output low voltage in low-swing mode ^{5,6,7,8,9}		_	_	0.6	V
V _{OL_HS}	CC	Р	Multi-voltage pad I/O output low voltage in high-swing mode ⁹		_	_	0.2*V _{DDEH}	V
V _{OH_S}	СС	Р	Slow/medium pad I/O output high voltage ⁹		0.8 V _{DDEH}	_	_	V
V _{OH_F}	СС	Р	Fast pad I/O output high voltage ⁹		0.8 V _{DDE}	_	_	V
V _{OH_LS}	CC	Р	Multi-voltage pad I/O output high voltage in low-swing mode ^{5,6,7,8}	I _{OH_LS} = 0.5 mA	2.1	3.1	3.7	V
V _{OH_HS}	CC	Р	Multi-voltage pad I/O output high voltage in high-swing mode ⁹		0.8 V _{DDEH}	_	_	V
V _{HYS_S}	CC	С	Slow/medium/multi-vo Itage I/O input hysteresis	_	0.1 * V _{DDEH}	_	_	V
V _{HYS_F}	CC	С	Fast I/O input hysteresis	_	0.1 * V _{DDE}	_	_	V
V _{HYS_LS}	CC	С	Low-Swing-Mode Multi-Voltage I/O Input Hysteresis	hysteresis enabled	0.25	_	_	V
I _{DD} +I _{DDPLL}	CC	Р	Operating current 1.2 V supplies	V _{DD} at 1.32 V at 80 MHz	_		380	mA
		Р		V _{DD} at 1.32V at 120 MHz	_		400	mA
		Р		V _{DD} at 1.32V at 150 MHz	_		400	mA



Table 21. DC electrical specifications (continued)

Comple of	•		Parameter	Conditions		Value		l lm:4
Symbol	l	С	Parameter	Conditions	min	typ	max	Unit
I _{DDSTBY}	СС	Т	Operating current 0.95-1.2 V	V _{STBY} at 55 °C	_	35	100	μА
		Т	Operating current 2–5.5 V	V _{STBY} at 55 °C	_	45	110	μА
I _{DDSTBY27}	СС	Р	Operating current 0.95-1.2 V	V _{STBY} 27 °C		25	90	μА
		Р	Operating current 2-5.5 V	V _{STBY} 27 °C		35	100	μА
I _{DDSTBY150}	СС	Р	Operating current 0.95-1.2 V	V _{STBY} 150 °C	_	790	2000	μА
		Р	Operating current 2–5.5 V	V _{STBY} at 150 °C	_	760	2000	μА
I _{DDPLL}	CC	Р	Operating current 1.2 V supplies	V _{DDPLL} , 80 MHz, V _{DD} =1.2 V	_		15	mA
I _{DDSLOW} I _{DDSTOP}	CC	Р	V _{DD} low-power mode operating current at	Slow mode ¹⁰	_		90	mA
		Р	1.32 V	Stop mode ¹¹	_		75	
I _{DD33}	СС	С	Operating current 3.3 V supplies	V _{RC33} ^{1,12}	_		60	mA
I _{DDA}	СС	Р	Operating current	V_{DDA}	_	_	30.0	mA
I _{REF} I _{DDREG}		Р	5.0 V supplies	Analog reference supply current (transient)	_	_	1.0	
		С		V _{DDREG}	_	_	70 ¹³	
I _{DDH1}	СС	D	Operating current VDDF 14 supplies	V _{DDEH1}	_	_	See note ¹⁴	mA
I _{DDH4} I _{DDH6}		D	v _{DDE} supplies	V _{DDEH4}		_		
I _{DDH7} I _{DD7}		D		V _{DDEH6}	_	_		
I _{DDH9} I _{DD12}		D		V _{DDEH7}	_	_		
-0012		D		V _{DDE7}	_	_		
		D		V _{DDEH9}	_	_		
		D		V _{DDE12}	_	_		



Table 21. DC electrical specifications (continued)

Symph o	ı	С	Dovometer	Conditions		Value		Unit
Symbol	l		Parameter	Conditions	min	typ	max	Unit
I _{ACT_S}	CC	С	Slow/medium I/O weak pull up/down	3.0 V – 3.6 V	15	_	95	μА
		Р	current ¹⁵	4.75 V – 5.5 V	35	_	200	
I _{ACT_F}	СС	D	Fast I/O weak pull up/down current ¹⁵	1.62 V – 1.98 V	36	_	120	μА
	D			2.25 V – 2.75 V	34	_	139	
		D		3.0 V – 3.6 V	42	_	158	
I _{ACT_MV_PU}	CC	С	Multi-voltage pad weak pullup current	V _{DDE} = 3.0–3.6 V ⁵ , MultiV pad, high swing mode only	10	_	75	μА
		Р		4.75 V – 5.25 V	25	_	200	
I _{ACT_MV_PD}	CC	С	Multivoltage pad weak pulldown current	V _{DDE} = 3.0–3.6 V ⁵ , MultiV pad, high swing mode only	10	_	60	μА
		Р		4.75 V – 5.25 V	25	_	200	
I _{INACT_D}	CC	Р	I/O input leakage current ¹⁶	_	-2.5	_	2.5	μА
I _{IC}	SR	Т	DC injection current (per pin)	_	-1.0	_	1.0	mA
I _{INACT_A}	SR	Р	Analog input current, channel off, AN[0:7] ¹⁷	_	-250	_	250	nA
		Р	Analog input current, channel off, all other analog pins ¹⁷	_	-150	_	150	



Table 21. DC electrical specifications (continued)

Symbol		Damana da n	0		Value		1114	
Symbol		С	Parameter	Conditions	min	typ	max	- Unit
C_{L}	CC	D	Load capacitance (fast I/O) ¹⁸	DSC(PCR[8 :9]) = 0b00	_		10	pF
		D		DSC(PCR[8 :9]) = 0b01	_		20	
		D		DSC(PCR[8 :9]) = 0b10	_		30	
		D		DSC(PCR[8 :9]) = 0b11	_		50	
C _{IN}	СС	D	Input capacitance (digital pins)	_	_		7	pF
C _{IN_A}	СС	D	Input capacitance (analog pins)	_	_		10	pF
C _{IN_M}	СС	D	Input capacitance (digital and analog pins ¹⁹)	_	_		12	pF
R _{PUPD200K}	SR	Р	Weak Pull-Up/Down Resistance 20 , 200 k Ω Option	_	130	_	280	kΩ
R _{PUPD100K}	SR	Р	Weak Pull-Up/Down Resistance ²⁰ , 100 k Ω Option	_	65	_	140	kΩ
R _{PUPD5K}	SR	С	Weak Pull-Up/Down Resistance ²⁰ , 5 kΩ Option	5 V ± 5% supply	1.4	_	7.5	kΩ
R _{PUPDMTCH}	CC	С	Pull-up/Down Resistance matching ratios (100K/200K)	Pull-up and pull-down resistances both enabled and settings are equal.	-2.5	_	2.5	%
$T_A (T_L \text{ to } T_H)$	SR		Operating temperature range - ambient (packaged)	_	-40.0		125.0	°C
_	SR	_	Slew rate on power supply pins	_	_		25	V/ms

These specifications apply when V_{RC33} is supplied externally, after disabling the internal regulator ($V_{DDREG} = 0$).

² ADC is functional with 4 V \leq V_{DDA} \leq 4.75 V but with derated accuracy. This means the ADC will continue to function at full speed with no undesirable behavior, but the accuracy will be degraded.

The V_{DDF} supply is connected to V_{DD} in the package substrate. This specification applies to calibration package devices only.



- ⁴ V_{FLASH} is only available in the calibration package.
- ⁵ Power supply for multi-voltage pads cannot be below 4.5 V when in low-swing mode.
- ⁶ The slew rate (SRC) setting must be 0b11 when in low-swing mode.
- ⁷ While in low-swing mode there are no restrictions in transitioning to high-swing mode.
- ⁸ Pin in low-swing mode can accept a 5 V input.
- 9 All V_{OL}/V_{OH} values 100% tested with \pm 2 mA load except where noted.
- ¹⁰ Bypass mode, system clock at 1 MHz (using system clock divider), PLL shut down, CPU running simple executive code, 4 x ADC conversion every 10 ms, 2 x PWM channels 1 kHz, all other modules stopped.
- ¹¹ Bypass mode, system clock at 1 MHz (using system clock divider), CPU stopped, PIT running, all other modules stopped.
- ¹² This current will be consumed for external regulation and internal regulation, when 3.3V regulator is switched off by shadow flash
- ¹³ If 1.2V and 3.3V internal regulators are on,then iddreg=70mA
 If supply is external that is 3.3V internal regulator is off, then iddreg=15mA
- Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. See Table 22 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- 15 Absolute value of current, measured at $\rm V_{IL}$ and $\rm V_{IH}.$
- 16 Weak pull up/down inactive. Measured at V_{DDE} = 3.6 V and V_{DDEH} = 5.25 V. Applies to fast, slow, and medium pads.
- ¹⁷ Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to analog pads.
- ¹⁸ Applies to CLKOUT, external bus pins, and Nexus pins.
- ¹⁹ Applies to the FCK, SDI, SDO, and SDS pins.
- ²⁰ This programmable option applies only to eQADC differential input channels and is used for biasing and sensor diagnostics.

84



3.9 I/O pad current specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from Table 22 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 22.

Table 22. I/O pad average I_{DDE} specifications¹

Pad Type	Symbol		С	Period (ns)	Load ² (pF)	V _{DDE} (V)	Drive/Slew Rate Select	I _{DDE} Avg (mA) ³	I _{DDE} RMS (mA)
Slow	I _{DRV_SSR_HV}	СС	D	37	50	5.5	11	9	_
		СС	D	130	50	5.5	01	2.5	_
		СС	D	650	50	5.5	00	0.5	_
		СС	D	840	200	5.5	00	1.5	_
Medium	I _{DRV_MSR_HV}	СС	D	24	50	5.5	11	14	_
		СС	D	62	50	5.5	01	5.3	_
		СС	D	317	50	5.5	00	1.1	_
		СС	D	425	200	5.5	00	3	_
Fast	I _{DRV_FC}	СС	D	10	50	3.6	11	22.7	68.3
		СС	D	10	30	3.6	10	12.1	41.1
		СС	D	10	20	3.6	01	8.3	27.7
		СС	D	10	10	3.6	00	4.44	14.3
		СС	D	10	50	1.98	11	12.5	31
		СС	D	10	30	1.98	10	7.3	18.6
		СС	D	10	20	1.98	01	5.42	12.6
		СС	D	10	10	1.98	00	2.84	6.4
MultiV	I _{DRV_MULTV_}	СС	D	20	50	5.5	11	9	_
(High Swing	HV	СС	D	30	50	5.5	01	6.1	_
Mode)		СС	D	117	50	5.5	00	2.3	_
		СС	D	212	200	5.5	00	5.8	_
MultiV (Low Swing Mode)	I _{DRV_MULTV_}	СС	D	30	30	5.5	11	3.4	_

¹ Numbers from simulations at best case process, 150 °C.

² All loads are lumped.

³ Average current is for pad configured as output only.



3.9.1 I/O pad V_{RC33} current specifications

The power consumption of the V_{RC33} supply is dependent on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin V_{RC33} currents for all I/O segments. The output pin V_{RC33} current can be calculated from Table 23 based on the voltage, frequency, and load on all fast pad pins. The input pin V_{RC33} current can be calculated from Table 23 based on the voltage, frequency, and load on all medium-speed pads. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 23.

Table 23. I/O pad V_{RC33} average I_{DDE} specifications¹

Pad Type	Symbol		С	Period (ns)	Load ² (pF)	Drive Select	I _{DD33} Avg (μA)	I _{DD33} RMS (μA)
		СС	D	100	50	11	0.8	235.7
Slow	1	СС	D	200	50	01	0.04	87.4
Slow	IDRV_SSR_HV	СС	D	800	50	00	0.06	47.4
		СС	D	800	200	00	0.009	47
		СС	D	40	50	11	2.75	258
Medium	I _{DRV_MSR_HV}	СС	D	100	50	01	0.11	76.5
Mediairi		СС	D	500	50	00	0.02	56.2
		СС	D	500	200	00	0.01	56.2
		СС	D	20	50	11	33.4	35.4
MultiV ³ (High	1	СС	D	30	50	01	33.4	34.8
Swing Mode)	I _{DRV_MULTV_HV}	СС	D	117	50	00	33.4	33.8
		СС	D	212	200	00	33.4	33.7
MultiV ⁴ (Low Swing Mode)	I _{DRV_MULTV_HV}	СС	D	30	30	11	33.4	34.9

¹ These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

² All loads are lumped.

³ Average current is for pad configured as output only.

⁴ In low swing mode, multi-voltage pads must operate in highest slew rate setting.



Table 24. V_{RC33} pad average DC current¹

Pad Type	Symbol		С	Period (ns)	Load ² (pF)	V _{RC33} (V)	V _{DDE} (V)	Drive Select	I _{DD33} Avg (μA)	I _{DD33} RMS (μA)
		СС	D	10	50	3.6	3.6	11	2.35	6.12
		СС	D	10	30	3.6	3.6	10	1.75	4.3
		СС	D	10	20	3.6	3.6	01	1.41	3.43
Fast	I _{DRV_FC}	СС	D	10	10	3.6	3.6	00	1.06	2.9
rasi		СС	D	10	50	3.6	1.98	11	1.75	4.56
		СС	D	10	30	3.6	1.98	10	1.32	3.44
		СС	D	10	20	3.6	1.98	01	1.14	2.95
		СС	D	10	10	3.6	1.98	00	0.95	2.62

¹ These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

3.9.2 LVDS pad specifications

LVDS pads are implemented to support the MSC (Microsecond Channel) protocol which is an enhanced feature of the DSPI module. The LVDS pads are compliant with LVDS specifications and support data rates up to 50 MHz.

Table 25. DSPI LVDS pad specification

#	Characteristic	Symb	Symbol		Condition	Min. Value	Typ. Value	Max. Value	Unit			
			Dat	a Ra	te							
4	Data Frequency	f _{LVDSCLK}	CC	D	_		50		MHz			
	Driver Specs											
5	Differential output voltage	V _{OD}	CC	Р	SRC=0b00 or 0b11	150		400	mV			
			СС	Р	SRC=0b01	90		320				
			СС	Р	SRC=0b10	160		480				
6	Common mode voltage (LVDS), VOS	V _{OD}	СС	Р		1.06	1.2	1.39	V			
7	Rise/Fall time	T _R /T _F	СС	D	_		2		ns			
8	Propagation delay (Low to High)	T _{PLH}	СС	D			4		ns			
9	Propagation delay (High to Low)	T _{PHL}	СС	D	_		4		ns			
10	Delay (H/L), sync Mode	t _{PDSYNC}	СС	D			4		ns			

MPC5644A Microcontroller Data Sheet, Rev. 7

² All loads are lumped.



Table 25. DSPI LVDS pad specification (continued)

11	Delay, Z to Normal (High/Low)	T _{DZ}	СС	D	_		500		ns		
12	Diff Skew Itphla-tplhbl or Itplhb-tphlal	T _{SKEW}	СС	D	_			0.5	ns		
	Termination										
			Term	inat	ion						
13	Trans. Line (differential Zo)		CC	inat D	ion —	95	100	105	Ω		

3.10 Oscillator and PLLMRFM electrical characteristics

Table 26. PLLMRFM electrical specifications

 $(V_{\rm DDPLL}$ = 1.08 V to 3.6 V, $V_{\rm SS}$ = $V_{\rm SSPLL}$ = 0 V, $T_{\rm A}$ = $T_{\rm L}$ to $T_{\rm H})$

Symbo	Symbol C	Pa	rameter	Conditions	Va	lue	Unit	
Syllibe	Ji		Fa	rameter	Conditions	min	max	Oille
f _{ref_crystal} f _{ref_ext}	СС	D	PLL reference fr	equency range ¹	Crystal reference	4	40	MHz
		С			External reference	4	80	
f _{pll_in}	СС	Р	Phase detector i (after pre-divider	nput frequency range	_	4	16	MHz
f _{vco}	СС	Р	VCO frequency	range	_	256	512	MHz
f _{sys}	СС	С	On-chip PLL free	quency ²	_	16	150	MHz
f _{sys}	СС	Т	System frequence	System frequency in bypass mode ²		4	40	MHz
		Р			External reference	0	80	
t _{CYC}	СС	D	System clock pe	eriod	_	_	1 / f _{sys}	ns
f _{LORL}	СС	D	Loss of referenc	e frequency window ³	Lower limit	1.6	3.7	MHz
f _{LORH}		D			Upper limit	24	56	
f _{SCM}	СС	Р	Self-clocked mo	de frequency ^{4,5}	_	1.2	72.25	MHz
C _{JITTER}	СС	Т	CLKOUT period jitter ^{6,7,8,9}	Peak-to-peak (clock edge to clock edge)	f _{SYS} maximum	– 5	5	% f _{CLKOUT}
		Т	jitter ^{5,7,5} 5	Long-term jitter (avg. over 2 ms interval)		– 6	6	ns
t _{cst}	СС	Т	Crystal start-up t	time ^{10, 11}	_		10	ms

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 26. PLLMRFM electrical specifications

 $(V_{DDPLL} = 1.08 \text{ V to } 3.6 \text{ V}, V_{SS} = V_{SSPLL} = 0 \text{ V}, T_A = T_L \text{ to } T_H)$ (continued)

Symbo	s.I	С	Parameter	Conditions	Va	lue	Unit
Symbo	וע		raiametei	Conditions	min	max	Offic
V _{IHEXT}	СС	Т	EXTAL input high voltage	Crystal Mode ¹²	Vxtal + 0.4	_	V
		Т		External Reference ^{12, 13}	V _{RC33} /2 + 0.4	V _{RC33}	
V _{ILEXT}	СС	Т	EXTAL input low voltage	Crystal Mode ¹²	_	Vxtal - 0.4	V
		Т		External Reference ^{12, 13}	0	V _{RC33} /2 - 0.4	
_	СС	Т	XTAL load capacitance ¹⁰	4 MHz	5	30	pF
				8 MHz	5	26	
				12 MHz	5	23	
				16 MHz	5	19	
				20 MHz	5	16	
				40 MHz	5	8	
t _{lpll}	СС	Р	PLL lock time ^{10, 14}	_	_	200	μS
t _{dc}	СС	Т	Duty cycle of reference	_	40	60	%
f _{LCK}	CC	Т	Frequency LOCK range	_	-6	6	% f _{sys}
f _{UL}	CC	Т	Frequency un-LOCK range	_	-18	18	% f _{sys}
f _{CS}	СС	D	Modulation Depth	Center spread	±0.25	±4.0	% f _{sys}
f _{DS}		D		Down Spread	-0.5	-8.0	
f _{MOD}	СС	D	Modulation frequency ¹⁵	_		100	kHz

¹ Considering operation with PLL not bypassed.

MPC5644A Microcontroller Data Sheet, Rev. 7

² All internal registers retain data at 0 Hz.

^{3 &}quot;Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.

Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.

f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

⁶ This value is determined by the crystal manufacturer and board design.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.



⁸ Proper PC board layout procedures must be followed to achieve specifications.

3.11 Temperature sensor electrical characteristics

Table 27. Temperature sensor electrical characteristics

Symbo	Symbol C		Parameter	Conditions			Unit	
Oyilloc	,,		i diametei	Conditions	min	typical	max	Oilit
_	CC	С	Temperature monitoring range		-40	_	150	°C
_	CC	С	Sensitivity		_	6.3	_	mV/°C
_	CC	Р	Accuracy	T _J = -40 to 150 °C	-10	_	10	°C

3.12 eQADC electrical characteristics

Table 28. eQADC conversion specifications (operating)

Symbol		С	Parameter	Va	Unit	
Oyii	1001		i didilictei	min	max	
f _{ADCLK}	SR		ADC clock (ADCLK) frequency	2	16	MHz
CC	CC	D	Conversion cycles	2+13	128+14	ADCLK cycles
T _{SR}	CC	С	Stop mode recovery time ¹	_	10	μS
f _{ADCLK}	SR	_	ADC clock (ADCLK) frequency	2	16	mV

Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).

¹⁰ This value is determined by the crystal manufacturer and board design. For 4 MHz to 40 MHz crystals specified for this PLL, load capacitors should not exceed these limits.

¹¹ Proper PC board layout procedures must be followed to achieve specifications.

¹² This parameter is guaranteed by design rather than 100% tested.

¹³ V_{IHEXT} cannot exceed V_{RC33} in external reference mode.

¹⁴ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

¹⁵ Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.



Table 29. eQADC single ended conversion specifications (operating)

Symbol		С	Parameter	V	alue	Unit	
Symbol	ı	0	raiametei	min	max	Oilit	
OFFNC	CC	С	Offset error without calibration	0	160	Counts	
OFFWC	СС	С	Offset error with calibration	-4	4	Counts	
GAINNC	CC	С	Full scale gain error without calibration	-160	0	Counts	
GAINWC	CC	С	Full scale gain error with calibration	-4	4	Counts	
I _{INJ}	CC	Т	Disruptive input injection current ^{1, 2, 3, 4}	-3	3	mA	
E _{INJ}	СС	T	Incremental error due to injection current ^{5,6}	-4	4	Counts	
TUE8	CC	С	Total unadjusted error (TUE) at 8 MHz	-4	4 ⁶	Counts	
TUE16	СС	С	Total unadjusted error at 16 MHz	-8	8	Counts	

Below disruptive current conditions, the channel being stressed has conversion values of 0x3FF for analog inputs greater then V_{RH} and 0x0 for values less then V_{RL}. Other channels are not affected by non-disruptive conditions.

Table 30. eQADC differential ended conversion specifications (operating)

Syml	Symbol		Paramete	or.	Va	Unit	
Jynn	J 01	С	raiamete	3 1	min	max	
GAINVGA1 ¹	CC	_	Variable gain amplifi	er accuracy ((gain=1) ²	1	
	CC	С	INL	8 MHz ADC	-4	4	Counts 3
	CC	С		16 MHz ADC	-8	8	Counts
	CC	С	DNL	8 MHz ADC	-3 ⁴	3 ⁴	Counts
	CC	С		16 MHz ADC	-3 ⁴	3 ⁴	Counts

Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.

³ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using $V_{POSCLAMP} = V_{DDA} + 0.5 \text{ V}$ and $V_{NEGCLAMP} = -0.3 \text{ V}$, then use the larger of the calculated values.

⁴ Condition applies to two adjacent pins at injection limits.

⁵ Performance expected with production silicon.

⁶ All channels have same 10 kΩ < Rs < 100 kΩ; Channel under test has Rs=10 kΩ; $I_{INJ} = I_{INJMAX}, I_{INJMIN}$



Table 30. eQADC differential ended conversion specifications (operating) (continued)

Symb	201	С	Paramete		Va	lue	Unit		
Syllik	JOI		Paramete	; 1	min	max	Unit		
GAINVGA2 ¹	CC	_	Variable gain amplific	er accuracy	(gain=2) ²	l			
	CC	D	INL	8 MHz ADC	- 5	5	Counts		
	CC	D		16 MHz ADC	-8	8	Counts		
	CC	D	DNL	8 MHz ADC	-3	3	Counts		
	CC	D		16 MHz ADC	-3	3	Counts		
GAINVGA4 ¹	CC	-	Variable gain amplifier accuracy (gain=4) ²						
	CC	D	INL	8 MHz ADC	-7	7	Counts		
	CC	D		16 MHz ADC	-8	8	Counts		
	CC	D	DNL	8 MHz ADC	-4	4	Counts		
	CC	D		16 MHz ADC	-4	4	Counts		
DIFF _{max}	CC	С	Maximum differential voltage (DANx+ - DANx-) or	PREGAIN set to 1X setting	_	(VRH - VRL)/2	V		
DIFF _{max2}	CC	С	(DANx DANx+) ⁵	PREGAIN set to 2X setting	_	(VRH - VRL)/4	V		
DIFF _{max4}	CC	С		PREGAIN set to 4X setting	_	(VRH - VRL)/8	V		
DIFF _{cmv}	CC	С	Differential input Common mode voltage (DANx- + DANx+)/2 ⁵	_	(V _{RH} + V _{RL})/2 - 5%	(V _{RH} + V _{RL})/2 + 5%	V		

Applies only to differential channels.

² Variable gain is controlled by setting the PRE_GAIN bits in the ADC_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed by as indicated.

 $^{^{3}}$ At $V_{RH} - V_{RL} = 5.12 \text{ V}$, one LSB = 1.25 mV.

⁴ Guaranteed 10-bit mono tonicity.

Voltages between VRL and VRH will not cause damage to the pins. However, they may not be converted accurately if the differential voltage is above the maximum differential voltage. In addition, conversion errors may occur if the common mode voltage of the differential signal violates the Differential Input common mode voltage specification.



3.13 Configuring SRAM wait states

Use the SWSC field in the ECSM_MUDCR register to specify an additional wait state for the device SRAM. By default, no wait state is added.

Table 31. Cutoff frequency for additional SRAM wait state

1	SWSC Value
98	0
153	1

¹ Max frequencies including 2% PLL FM.

Please see the device reference manual for details.

3.14 Platform flash controller electrical characteristics

Table 32. APC, RWSC, WWSC settings vs. frequency of operation 1,2

Max. Flash Operating Frequency (MHz) ³	APC ⁴	RWSC ⁴	wwsc
20 MHz	0b000	0b000	0b11
61 MHz	0b001	0b001	0b11
90 MHz	0b010	0b010	0b11
123 MHz	0b011	0b011	0b11
153 MHz	0b100	0b100	0b11

APC, RWSC and WWSC are fields in the flash memory BIUCR register used to specify wait states for address pipelining and read/write accesses. Illegal combinations exist—all entries must be taken from the same row.

3.15 Flash memory electrical characteristics

Table 33. Flash program and erase specifications¹

#	Symbol		Symbol		С	Parameter	Min. Value	Typical Value	Initial Max ²	Max ³	Unit
1	T _{dwprogram}	CC	Р	Double Word (64 bits) Program Time	_	38	_	500	μS		
2	T _{pprogram}	CC	Р	Page Program Time	_	45	160 ⁴	500	μS		
3	T _{16kpperase}	СС	Р	16 KB Block Pre-program and Erase Time	_	270	1000	5000	ms		
5	T _{64kpperase}	CC	Р	64 KB Block Pre-program and Erase Time	_	800	1800	5000	ms		

² TBD: To Be Defined.

³ Max frequencies including 2% PLL FM.

⁴ APC must be equal to RWSC.



Table 33. Flash program and erase specifications¹

#	Symbol		Symbol		С	Parameter	Min. Value	Typical Value	Initial Max ²	Max ³	Unit
6	T _{128kpperase}	CC	Р	128 KB Block Pre-program and Erase Time	_	1500	2600	7500	ms		
7	T _{256kpperase}	CC	Р	256 KB Block Pre-program and Erase Time	_	3000	5200	15000	ms		
8	T _{psrt}	SR	_	Program suspend request rate ⁵	100	_	_	_	μS		
9	T _{esrt}	SR		Erase suspend request rate ⁶	10				ms		

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

Table 34. Flash module life

Symbo	Symbol C		Parameter	Conditions	Val	ue	Unit
Symbo			Faiametei	Conditions	min	typ	Oille
P/E	CC	С	Number of program/erase cycles per block for 16 KB, 48 KB, and 64 Kbyte blocks over the operating temperature range (T _J)	_	100,000	_	P/E cycles
P/E	CC	С	Number of program/erase cycles per block for 128 Kbyte and 256 Kbyte blocks over the operating temperature range (T _J)	_	1,000	100,000	P/E cycles
Data Retention	СС	С	Minimum data retention at 85 °C average ambient	Blocks with 0 – 1,000 P/E cycles	20	_	years
			temperature ¹	Blocks with 1,001 – 10,000 P/E cycles	10	_	years
				Blocks with 10,001 – 100,000 P/E cycles	5	_	years

¹ Ambient temperature averaged over duration of application, not to exceed product operating temperature range.

² Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.

The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

⁴ Page size is 128 bits (4 words).

⁵ Time between program suspend resume and the next program suspend request.

⁶ Time between erase suspend resume and the next erase suspend request.



3.16 AC specifications

3.16.1 Pad AC specifications

Table 35. Pad AC specifications (5.0 V)¹

Name		С	Output Delay (ns) ^{2,3} Low-to-High / High-to-Low		Rise/Fall E	Edge (ns) ^{3,4}	Drive Load (pF)	SRC/DSC	
			Min	Max	Min	Max		MSB,LSB	
Medium ^{5,6,7}	CC	D	4.6/3.7	12/12	2.2/2.2	7/7	50	11 ⁸	
		N/A							
	CC	D	12/13	28/34	5.6/6	15/15	50	01	
	CC	D	69/71	152/165	34/35	74/74	50	00	
Slow ^{7,10}	CC	D	7.3/5.7	19/18	4.4/4.3	14/14	50	11 ⁸	
			•		N/A	•		10 ⁹	
	CC	D	26/27	61/69	13/13	34/34	50	01	
	CC	D	137/142	320/330	72/74	164/164	50	00	
MultiV ¹¹	СС	D	4.1/3.6	10.3/8.9	3.28/2.98	8/8	50	11 ⁸	
(High Swing Mode)	N/A								
	CC	D	8.38/6.11	16/12.9	5.48/4.81	11/11	50	01	
	CC	D	61.7/10.4	92.2/24.3	42.0/12.2	63/63	50	00	
MultiV (Low Swing Mode)	СС	D	2.31/2.34	7.62/6.33	1.26/1.67	6.5/4.4	30	11 ⁸	
Fast ¹²					N/A	•	•		
pad_i_hv ¹³	СС	D	0.5/0.5	1.9/1.9	0.3/0.3	±1.5/1.5	0.5	N/A	
pull_hv	СС	D	NA	6000		5000/5000	50	N/A	

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 4.5 V to 5.5 V, T_A = T_L to T_H

² This parameter is supplied for reference and is not guaranteed by design and not tested.

³ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁴ This parameter is guaranteed by characterization before qualification rather than 100% tested.

⁵ In high swing mode, high/low swing pad Vol and Voh values are the same as those of the slew controlled output pads

⁶ Medium Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.

Output delay is shown in Figure 9. Add a maximum of one system clock to the output delay for delay with respect to system clock.

⁸ Can be used on the tester.

⁹ This drive select value is not supported. If selected, it will be approximately equal to 11.

¹⁰ Slow Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.

¹¹ Selectable high/low swing IO pad with selectable slew in high swing mode only.

¹² Fast pads are 3.3 V pads.



 $^{^{13}}$ Stand alone input buffer. Also has weak pull-up/pull-down.

Table 36. Pad AC specifications $(V_{DDE} = 3.3 \text{ V})^1$

Pad Type		С	Low-to	elay (ns) ^{2,3} b-High / co-Low	Rise/Fall E	Edge (ns) ^{3,4}	Drive Load (pF)	SRC/DSC
			Min	Max	Min	Max		MSB,LSB
Medium ^{5,6,7}	CC	D	5.8/4.4	18/17	2.7/2.1	10/10	50	11 ⁸
	CC	D	16/13	46/49	11.2/8.6	34/34	200	
			•		N/A	•		10 ⁹
	CC	D	14/16	37/45	6.5/6.7	19/19	50	01
	CC	D	27/27	69/82	15/13	43/43	200	
	CC	D	83/86	200/210	38/38	86/86	50	00
	CC	D	113/109	270/285	53/46	120/120	200	
Slow ^{7,10}	CC	D	9.2/6.9	27/28	5.5/4.1	20/20	50	11
	CC	D	30/23	81/87	21/16	63/63	200	
			•		N/A	•		10 ⁹
	CC	D	31/31	80/90	15.4/15.4	42/42	50	01
	CC	D	58/52	144/155	32/26	82/85	200	
	CC	D	162/168	415/415	80/82	190/190	50	00
	CC	D	216/205	533/540	106/95	250/250	200	
MultiV ^{7,11}	CC	D		3.7/3.1		10/10	30	11 ⁸
(High Swing Mode)	CC	D		46/49		37/37	200	
	N/A						10 ⁹	
	CC	D		32		15/15	50	01
	CC	D		72		46/46	200	
	CC	D		210		100/100	50	00
	CC	D		295		134/134	200	
MultiV (Low Swing Mode)	Not a valid operational mode							
Fast	CC	D		2.5/2.5		1.2/1.2	10	00
	CC	D		2.5/2.5		1.2/1.2	20	01
	CC	D		2.5/2.5		1.2/1.2	30	10
	CC	D		2.5/2.5		1.2/1.2	50	11 ⁸
pad_i_hv ¹²	CC	D	0.5/0.5	3/3	0.4/0.4	±1.5/1.5	0.5	N/A
pull_hv	CC	D	NA	6000		5000/5000	50	N/A

These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at V_{DD} = 1.14 V to 1.32 V, V_{DDE} = 3 V to 3.6 V, V_{DDEH} = 3 V to 3.6 V, T_A = T_L to T_H.



- ² This parameter is supplied for reference and is not guaranteed by design and not tested.
- ³ Delay and rise/fall are measured to 20% or 80% of the respective signal.
- ⁴ This parameter is guaranteed by characterization before qualification rather than 100% tested.
- ⁵ In high swing mode, high/low swing pad Vol and Voh values are the same as those of the slew controlled output pads
- ⁶ Medium Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.
- Output delay is shown in Figure 9. Add a maximum of one system clock to the output delay for delay with respect to system clock.
- ⁸ Can be used on the tester.
- ⁹ This drive select value is not supported. If selected, it will be approximately equal to 11.
- ¹⁰ Slow Slew-Rate Controlled Output buffer. Contains an input buffer and weak pullup/pulldown.
- ¹¹ Selectable high/low swing IO pad with selectable slew in high swing mode only.
- ¹² Stand alone input buffer. Also has weak pull-up/pull-down.




Figure 9. Pad output delay



3.17 AC timing

3.17.1 Reset and configuration pin timing

Table 37. Reset and Configuration Pin Timing¹

#	Characteristic	Symbol	Min	Max	Unit
1	RESET Pulse Width ²	t _{RPW}	10	_	t _{cyc}
2	RESET Glitch Detect Pulse Width	t _{GPW}	2	_	t _{cyc}
3	PLLREF, BOOTCFG, WKPCFG Setup Time to RSTOUT Valid	t _{RCSU}	10	_	t _{cyc}
4	PLLREF, BOOTCFG, WKPCFG Hold Time to RSTOUT Valid	t _{RCH}	0	_	t _{cyc}

¹ Reset timing specified at: V_{DDEH} = 3.0 V to 5.25 V, V_{DD} = 1.14 V to 1.32 V, T_{A} = T_{L} to T_{H} .

² RESET pulse width is measured from 50% of the falling edge to 50% of the rising edge.




Figure 10. Reset and Configuration Pin Timing



3.17.2 IEEE 1149.1 interface timing

Table 38. JTAG pin AC electrical characteristics¹

#	Symbol		С	Characteristic	Min. Value	Max. Value	Unit
1	t _{JCYC}	СС	D	TCK Cycle Time	100	_	ns
2	t _{JDC}	СС	D	TCK Clock Pulse Width	40	60	ns
3	t _{TCKRISE}	СС	D	TCK Rise and Fall Times (40% - 70%)	_	3	ns
4	t _{TMSS} , t _{TDIS}	СС	D	TMS, TDI Data Setup Time	5	_	ns
5	t _{TMSH} , t _{TDIH}	СС	D	TMS, TDI Data Hold Time	25	_	ns
6	t _{TDOV}	СС	D	TCK Low to TDO Data Valid	_	22 ²	ns
7	t _{TDOI}	СС	D	TCK Low to TDO Data Invalid	0	_	ns
8	t _{TDOHZ}	СС	D	TCK Low to TDO High Impedance	_	22	ns
9	t _{JCMPPW}	СС	D	JCOMP Assertion Time	100	_	ns
10	t _{JCMPS}	СС	D	JCOMP Setup Time to TCK Low	40	_	ns
11	t _{BSDV}	СС	D	TCK Falling Edge to Output Valid	_	50	ns
12	t _{BSDVZ}	СС	D	TCK Falling Edge to Output Valid out of High Impedance	_	50	ns
13	t _{BSDHZ}	СС	D	TCK Falling Edge to Output High Impedance	_	50	ns
14	t _{BSDST}	СС	D	Boundary Scan Input Valid to TCK Rising Edge	25 ³	_	ns
15	t _{BSDHT}	СС	D	TCK Rising Edge to Boundary Scan Input Invalid	25 ³	_	ns

JTAG timing specified at V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 4.5 V to 5.5 V with multi-voltage pads programmed to Low-Swing mode, T_A = T_L to T_H, and C_L = 30 pF with DSC = 0b10, SRC = 0b11. These specifications apply to JTAG boundary scan only. See Table 39 for functional specifications.

NOTE

The Nexus/JTAG Read/Write Access Control/Status Register (RWCS) write (to begin a read access) or the write to the Read/Write Access Data Register (RWD) (to begin a write access) does not actually begin its action until 1 JTAG clock (TCK) after leaving the JTAG Update-DR state. This prevents the access from being performed and therefore will not signal its completion via the READY (RDY) output unless the JTAG controller receives an additional TCK. In addition, EVTI is not latched into the device unless there are clock transitions on TCK.

MPC5644A Microcontroller Data Sheet, Rev. 7

² Pad delay is 8–10 ns. Remainder includes TCK pad delay, clock tree delay logic delay and TDO output pad delay.

³ For 20 MHz TCK.



The tool/debugger must provide at least one TCK clock for the EVTI signal to be recognized by the MCU. When using the RDY signal to indicate the end of a Nexus read/write access, ensure that TCK continues to run for at least 1 TCK after leaving the Update-DR state. This can be just a TCK with TMS low while in the Run-Test/Idle state or by continuing with the next Nexus/JTAG command. Expect the affect of EVTI and RDY to be delayed by edges of TCK. Note: RDY is not available in all packages of all devices.




Figure 11. JTAG test clock input timing






Figure 12. JTAG test access port timing




Figure 13. JTAG JCOMP timing






Figure 14. JTAG boundary scan timing

3.17.3 Nexus timing

Table 39. Nexus debug port timing¹

#	Symbol C		С	Characteristic	Min. Value	Max. Value	Unit
1	t _{MCYC}	CC	D	MCKO Cycle Time	2 ^{2,3}	8	t _{CYC}
1a	t _{MCYC}	CC	D	Absolute Minimum MCKO Cycle Time	25 ⁴	_	ns
2	t _{MDC}	CC	D	MCKO Duty Cycle	40	60	%
3	t _{MDOV}	CC	D	MCKO Low to MDO Data Valid ⁵	MCKO Low to MDO Data Valid ⁵ - 0.1 0.35		t _{MCYC}
4	t _{MSEOV}	CC	D	MCKO Low to MSEO Data Valid ⁵ - 0.1		0.35	t _{MCYC}
6	t _{EVTOV}	CC	D	MCKO Low to EVTO Data Valid ⁵	- 0.1	0.35	t _{MCYC}
7	t _{EVTIPW}	CC	D	EVTI Pulse Width	4.0	_	t _{TCYC}
8	t _{EVTOPW}	CC	D	EVTO Pulse Width	1	_	t _{MCYC}
9	t _{TCYC}	CC	D	TCK Cycle Time	4 ^{6,7}	_	t _{CYC}
9a	t _{TCYC}	CC	D	Absolute Minimum TCK Cycle Time	100 ⁸	_	ns
10	t _{TDC}	CC	D	TCK Duty Cycle	40	60	%

MPC5644A Microcontroller Data Sheet, Rev. 7



#	Symbol C		С	Characteristic	Min. Value	Max. Value	Unit
11	t _{NTDIS}	CC	D	TDI Data Setup Time 5 —		ns	
12	t _{NTDIH}	CC	D	TDI Data Hold Time 25 —		ns	
13	t _{NTMSS}	CC	D	TMS Data Setup Time 5 —		ns	
14	t _{NTMSH}	CC	D	TMS Data Hold Time	25	_	ns
15	_	CC	D	TDO propagation delay from falling edge of TCK	_	19.5	ns
16	_	СС	D	TDO hold time with respect to TCK falling edge (minimum TDO	5.25	_	ns

Table 39. Nexus debug port timing¹ (continued)

- All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 4.5 V to 5.5 V with multi-voltage pads programmed to Low-Swing mode, T_A = T_L to T_H , and C_L = 30 pF with DSC = 0b10.
- ² Achieving the absolute minimum MCKO cycle time may require setting the MCKO divider to more than its minimum setting (NPC PCR[MCKO DIV] depending on the actual system frequency being used.
- ³ This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the Absolute minimum MCKO period specification.
- ⁴ This may require setting the MCO divider to more than its minimum setting (NPC_PCR[MCKO_DIV]) depending on the actual system frequency being used.
- 5 MDO, $\overline{\text{MSEO}}$, and $\overline{\text{EVTO}}$ data is held valid until next MCKO low cycle.

propagation delay)

- ⁶ Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.
- This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
- This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.




Figure 15. Nexus output timing

MPC5644A Microcontroller Data Sheet, Rev. 7






Figure 16. Nexus event trigger and test clock timings




Figure 17. Nexus TDI, TMS, TDO timing



Table 40. Nexus debug port operating frequency

	Nexus Width	Nexus Routing	ı	Max. Operating		
Package			MDO[0:3]	MDO[4:11]	CAL_MDO[4:1 1]	Frequency
176 LQFP 208 BGA	Reduced port mode ¹	Route to MDO ²	Nexus Data Out [0:3]	GPIO	GPIO	40 MHz ³
324 BGA	Full port mode ⁴	Route to MDO ²	Nexus Data Out [0:3]	Nexus Data Out [4:11]	GPIO	40 MHz ^{5,6}
496 CSP	Reduced port mode ¹	Route to MDO ²	Nexus Data Out [0:3]	GPIO	GPIO	40 MHz ³
	Full port mode ⁴	Route to MDO ²	Nexus Data Out [0:3]	Nexus Data Out [4:11]	GPIO	40 MHz ^{5,6}
		Route to CAL_MDO ⁷	Cal Nexus Data Out [0:3]	GPIO	Cal Nexus Data Out [4:11]	40 MHz ³

¹ NPC_PCR[FPM] = 0

² NPC_PCR[NEXCFG] = 0

The Nexus AUX port runs up to 40 MHz. Set NPC_PCR[MCKO_DIV] to divide-by-two if the system frequency is greater than 40 MHz.

⁴ NPC_PCR[FPM] = 1

⁵ Set the NPC_PCR[MCKO_DIV] to divide by two if the system frequency is between 40 MHz and 80 MHz inclusive. Set the NPC_PCR[MCKO_DIV] to divide by four if the system frequency is greater than 80 MHz.

⁶ Pad restrictions limit the Maximum Operation Frequency in these configurations

⁷ NPC_PCR[NEXCFG] = 1



3.17.4 External Bus Interface (EBI) and calibration bus interface timing

Table 41. External Bus Interface maximum operating frequency

Port Width	Multiplexed Mode	ADDR[12:15] Pin Usage	ADDR[16:31] Pin Usage	DATA[0:15] Pin Usage	Max. Operating Frequency
16-bit	Yes	ADDR[12:15]	GPIO	ADDR[16:31] DATA[0:15]	66 MHz ¹
16-bit	No	ADDR[12:15]	ADDR[16:31]	DATA[0:15]	33 MHz ^{2,3}
32-bit	Yes	ADDR[12:15]	ADDR[16:31] DATA[16:31]	DATA[0:15]	33 MHz ^{2,3}

¹ Set SIU_ECCR[EBDF] to divide by two or divide by four if the system frequency is greater than 66 MHz.

Table 42. Calibration bus interface maximum operating frequency

Port Width	Multiplexed Mode	CAL_ADDR[12:15] Pin Usage	CAL_ADDR[16:30] Pin Usage	CAL_DATA[0:15] Pin Usage	Max. Operating Frequency
16-bit	Yes	GPIO	GPIO	CAL_ADDR[12:30] CAL_DATA[0:15]	66 MHz ¹
16-bit	No	CAL_ADDR[12:15]	CAL_ADDR[16:30]	CAL_DATA[0:15]	66 MHz ¹
32-bit	Yes	CAL_WE[2:3] CAL_DATA[31]	CAL_ADDR[16:30] CAL_DATA[16:30]	CAL_ADDR[0:15] CAL_DATA[0:15]	66 MHz ¹

¹ Set SIU_ECCR[EBDF] to divide by two or divide by four if the system frequency is greater than 66 MHz

Table 43. External bus interface (EBI) and calibration bus operation timing ¹

#	Symbol		С	Characteristic	66 MHz (ext. bus) ²	Unit	Notes	
#	Symi	100	C	Characteristic	Min	Max	Unit	Notes	
1	T _C	СС	Р	CLKOUT Period	15.2	_	ns	Signals are measured at 50% V _{DDE} .	
2	t _{CDC}	СС	D	CLKOUT duty cycle	45%	55%	T _C		
3	t _{CRT}	CC	D	CLKOUT rise time	_	3	ns		
4	t _{CFT}	CC	D	CLKOUT fall time	_	3	ns		
5	^t сон	CC	D	CLKOUT Posedge to Output Signal Invalid or High Z(Hold Time) • ADDR[8:31] • CS[0:3] • DATA[0:31] • OE • RD_WR • TS • WE[0:3]/BE[0:3]	1.3	_	ns		

MPC5644A Microcontroller Data Sheet, Rev. 7

² System Frequency must be ≤132 MHz and SIU ECCR[EBDF] set to divide by four.

³ Pad restrictions limit the maximum operating frequency.



Table 43. External bus interface (EBI) and calibration bus operation timing ¹ (continued)

#	Cymak		С	Characteristic	66 MHz (ext. bus) ²	Unit	Notes
#	Symb	100	C	Characteristic	Min	Max	Onit	Notes
6	t _{COV} CC		D	CLKOUT Posedge to Output Signal Valid (Output Delay) ADDR[8:31] CS[0:3] DATA[0:31] OE RD_WR TS WE[0:3]/BE[0:3]		9	ns	
7	t _{CIS}	CC	D	Input Signal Valid to CLKOUT Posedge (Setup Time) DATA[0:31]	6.0	_	ns	
8	t _{CIH}	CC	D	CLKOUT Posedge to Input Signal Invalid (Hold Time) DATA[0:31]	1.0	ı	ns	
9	t _{APW}	CC	D	ALE Pulse Width ⁴	6.5	_	ns	
10	t _{AAI}	CC	D	ALE Negated to Address Invalid ⁴	1.5 ⁵	_	ns	

External Bus and Calibration bus timing specified at f_{SYS} = 150 MHz and 100 MHz, V_{DD} = 1.14 V to 1.32 V, V_{DDE} = 3 V to 3.6 V (unless stated otherwise), T_A = T_L to T_H , and T_L = 30 pF with DSC = 0b10.

⁵ When CAL_TS pad is used for CAL_ALE function the hold time is 1 ns instead of 1.5 ns.




Figure 18. CLKOUT timing

The external bus is limited to half the speed of the internal bus. The maximum external bus frequency is 66 MHz for 16-bit muxed mode and 33 MHz for non-muxed mode. For The EBI division factor should be set accordingly based on the internal frequency being used.

³ Refer to Fast Pad timing in Table 35 and Table 36 (different values for 1.8 V vs. 3.3 V).

⁴ Measured at 50% of ALE.






Figure 19. Synchronous output timing






Figure 20. Synchronous input timing




Figure 21. ALE signal timing



3.17.5 External interrupt timing (IRQ pin)

Table 44. External interrupt timing¹

#	Characteristic	Symbol	Min	Max	Unit
1	IRQ Pulse Width Low	t _{IPWL}	3	_	t _{cyc}
2	IRQ Pulse Width High	t _{IPWH}	3	_	t _{cyc}
3	IRQ Edge to Edge Time ²	t _{ICYC}	6	_	t _{cyc}

IRQ timing specified at V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H .

² Applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 22. External Interrupt Timing

3.17.6 eTPU timing

Table 45. eTPU timing¹

#	Characteristic	Symbol	Min	Max	Unit
1	eTPU Input Channel Pulse Width	t _{ICPW}	4	_	t _{cyc}
2	eTPU Output Channel Pulse Width	t _{OCPW}	2 ²	_	t _{cyc}

eTPU timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, V_{A} = V_{A} = V_{A} = V_{A} and V_{A} = 200 pF with SRC = 0b00.

MPC5644A Microcontroller Data Sheet, Rev. 7

² This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



3.17.7 eMIOS timing

Table 46. eMIOS timing¹

#	Symbol C		Symbol C Characteristic		Min. Value	Max. Value	Unit
1	t _{MIPW}	t _{MIPW} CC D		eMIOS Input Pulse Width	4	_	t _{CYC}
2	t _{MOPW}	CC	D	eMIOS Output Pulse Width	1	_	t _{CYC}

¹ eMIOS timing specified at f_{SYS} = 80 MHz, V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 4.5 V to 5.5 V, T_A = T_L to T_H , and C_L = 50 pF with SRC = 0b00.

3.17.8 DSPI timing

DSPI channel frequency support for the MPC5644A MCU is shown in Table 47. Timing specifications are in Table 48.

Table 47. DSPI channel frequency support

System Clock (MHz)	DSPI Use Mode	Frequency Notes			
150	LVDS	37.5	Use sysclock /4 divide ratio.		
	Non-LVDS	18.75	Use sysclock /8 divide ratio.		
120	LVDS	40	Use sysclock /3 divide ratio. Gives 33/66 duty cycle. Use DSPI configuration DBR=0b1 (double baud rate), BR=0b0000 (scaler value 2) and PBR=0b01 (prescaler value 3).		
	Non-LVDS	20	Use sysclock /6 divide ratio.		
80	LVDS	40	Use sysclock /2 divide ratio.		
	Non-LVDS	20	Use sysclock /4 divide ratio.		

Table 48. DSPI timing^{1,2}

#	Syml	Symbol		Characteristic	Condition	Min.	Max.	Unit
1	t _{SCK}	СС	D	SCK Cycle Time ^{3,4,5}		24.4 ns	2.9 ms	_
2	t _{CSC}	СС	D	PCS to SCK Delay ⁶		22 ⁷	_	ns
3	t _{ASC}	СС	D	After SCK Delay ⁸		21 ⁹	_	ns
4	t _{SDC}	СС	D	SCK Duty Cycle		(½t _{SC})–2	(½t _{SC})+2	ns
5	t _A	СС	D	Slave Access Time (SS active to SOUT driven)		_	25	ns
6	t _{DIS}	СС	D	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)		_	25	ns
7	t _{PCSC}	СС	D	PCSx to PCSS time		4 ¹⁰	_	ns
8	t _{PASC}	СС	D	PCSS to PCSx time		5 ¹¹	_	ns



Table 48. DSPI timing^{1,2} (continued)

#	Syml	bol	С	Characteristic	Condition	Min.	Max.	Unit
9	t _{SUI}	CC		Data S	Setup Time for Inputs		•	•
			D	Master (MTFE = 0)	V _{DDEH} =4.5–5.5 V	20	_	ns
			D		V _{DDEH} =3–3.6 V	23.5	_	
			D	Slave		2	_	
			D	Master (MTFE = 1, CPHA = 0) ¹²		8	_	
			D	Master (MTFE = 1, CPHA = 1)	V _{DDEH} =4.5–5.5 V	20	_	
			D		V _{DDEH} =3–3.6 V	23.5	_	
10	t _{HI}	СС		Data	Hold Time for Inputs			
			D	Master (MTFE = 0)		-4	_	ns
			D	Slave		7	_	
			D	Master (MTFE = 1, CPHA = 0) ¹²		21	_	
			D	Master (MTFE = 1, CPHA = 1)		-4	_	
11	t _{SUO}	CC		Data \	/alid (after SCK edge)			
			D	Master (MTFE = 0)	V _{DDEH} =4.5–5.5 V	_	5	ns
			D		V _{DDEH} =3–3.6 V	_	6.3	
			D	Slave	V _{DDEH} =4.5–5.5 V	_	25	
			D		V _{DDEH} =3–3.6 V	_	27	
			D	Master (MTFE = 1, CPHA = 0)		_	21	
			D	Master (MTFE = 1, CPHA = 1)	V _{DDEH} =4.5–5.5 V	_	5	
			D		V _{DDEH} =3–3.6 V	_	6.3	
12	t _{HO}	CC		Data H	Hold Time for Outputs			
			D	Master (MTFE = 0)	V _{DDEH} =4.5–5.5 V	- 5	_	ns
			D		V _{DDEH} =3 –3.6 V	-7.5	_	
			D	Slave		5.5	_	
			D	Master (MTFE = 1, CPHA = 0)		3	_	
			D	Master (MTFE = 1, CPHA = 1)	V _{DDEH} =4.5–5.5 V	-5	_	
			D		V _{DDEH} =3–3.6 V	-7.5	_	

All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on medium-speed pads. DSPI signals using slow pads have an additional delay based on the slew rate. DSPI timing is specified at V_{DDEH} = 3 to 3.6 V and V_{DDEH} = 4.5 to 5.5 V, T_A = T_L to T_H, and C_L = 50 pF with SRC = 0b11.

MPC5644A Microcontroller Data Sheet, Rev. 7

² Data is verified at f_{SYS} = 102 MHz and 153 MHz (100 MHz and 150 MHz + 2% frequency modulation).

The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two MPC5644A devices communicating over a DSPI link.



- ⁴ The actual minimum SCK cycle time is limited by pad performance.
- ⁵ For DSPI channels using LVDS output operation, up to 40 MHz SCK cycle time is supported. For non-LVDS output, maximum SCK frequency is 20 MHz. Appropriate clock division must be applied.
- ⁶ The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
- ⁷ Timing met when pcssck = 3(01), and cssck =2 (0000).
- ⁸ The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
- 9 Timing met when ASC = 2 (0000), and PASC = 3 (01).
- 10 Timing met when pcssck = 3.
- ¹¹ Timing met when ASC = 3.
- ¹² This number is calculated assuming the SMPL PT bitfield in DSPI MCR is set to 0b10.




Figure 23. DSPI classic SPI timing — master, CPHA = 0






Figure 24. DSPI classic SPI timing — master, CPHA = 1




Figure 25. DSPI classic SPI timing — slave, CPHA = 0

MPC5644A Microcontroller Data Sheet, Rev. 7






Figure 26. DSPI classic SPI timing — slave, CPHA = 1




Figure 27. DSPI modified transfer format timing — master, CPHA = 0






Figure 28. DSPI modified transfer format timing — master, CPHA = 1




Figure 29. DSPI modified transfer format timing — slave, CPHA =0

MPC5644A Microcontroller Data Sheet, Rev. 7






Figure 30. DSPI modified transfer format timing — slave, CPHA =1




Figure 31. DSPI PCS strobe (PCSS) timing



3.17.9 eQADC SSI timing

Table 49. eQADC SSI timing characteristics (pads at 3.3 V or at 5.0 V)¹

			CL	OAD = 25 pF on all outputs. Pad o	drive strength set	to maxim	um.	
#	Syml	mbol C		C Rating Min Typ		Тур	Max	Unit
1	f _{FCK}	СС	D	FCK Frequency ^{2, 3}	1/17		1/2	f _{SYS_CLK}
1	t _{FCK}	СС	D	FCK Period (t _{FCK} = 1/ f _{FCK})	2		17	t _{SYS_CLK}
2	t _{FCKHT}	CC	D	Clock (FCK) High Time	$t_{SYS_CLK} - 6.5$		9* t _{SYS_CLK} + 6.5	ns
3	t _{FCKLT}	СС	D	Clock (FCK) Low Time	$t_{\text{SYS_CLK}} - 6.5$		8* t _{SYS_CLK} + 6.5	ns
4	t _{SDS_LL}	CC	D	SDS Lead/Lag Time	-7.5		7.5	ns
5	t _{SDO_LL}	CC	D	SDO Lead/Lag Time	-7.5		7.5	ns
6	t _{DVFE}	СС	D	Data Valid from FCK Falling Edge (t _{FCKLT+} t _{SDO_LL})	1			ns
7	t _{EQ_SU}	СС	D	eQADC Data Setup Time (Inputs)	22			ns
8	t _{EQ_HO}	СС	D	eQADC Data Hold Time (Inputs)	1			ns

SS timing specified at f_{SYS} = 80 MHz, V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 4.5 V to 5.5 V, T_A = T_L to T_H , and C_L = 50 pF with SRC = 0b00.

³ FCK duty is not 50% when it is generated through the division of the system clock by an odd number.




Figure 32. eQADC SSI timing

MPC5644A Microcontroller Data Sheet, Rev. 7

² Maximum operating frequency is highly dependent on track delays, master pad delays, and slave pad delays.



3.17.10 FlexCAN system clock source

Table 50. FlexCAN engine system clock divider threshold

#	Symbol	Characteristic	Value	Unit
1	F _{CAN_TH}	FlexCAN engine system clock threshold	100	MHz

Table 51. FlexCAN engine system clock divider

System Frequency	Required SIU_SYSDIV[CAN_SRC] Value
<= F _{CAN_TH}	0 ^{1,2}
> F _{CAN_TH}	1 ^{2,3}

¹ Divides system clock source for FlexCAN engine by 1.

 $^{^2}$ System clock is only selected for FlexCAN when CAN_CR[CLK_SRC] = 1.


³ Divides system clock source for FlexCAN engine by 2.



4 Packages

4.1 Package mechanical data

4.1.1 176 LQFP



MPC5644A Microcontroller Data Sheet, Rev. 7



0.05 GAGE PLANE DETAIL F BASE METAL **⊕** 0.07**M** Y T−U Z SECTION G-G LQFP 176LD 24X24X1.4 PKG 0.5 PITCH POD 2mm FOOTPRINT TITLE: SHEET 2

Figure 33. 176 LQFP package mechanical drawing (part 1)

Figure 34. 176 LQFP package mechanical drawing (part 2)



NOTES:

- 1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.
- 2. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM 6 DIMENSION BY MORE THEN 0.08MM. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07MM FOR 0.4MM AND 0.5MM PITCH PACKAGES.

DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
Α			1.6	L1		1 REF					
A1	0.05		0.15	R1	0.08						
A2	1.35	1.4	1.45	R2	0.08		0.2				
b	0.17	0.22	0.27	S	,	0.2 REF	-				
b1	0.17	0.2	0.23	Θ	0.	3.5°	7°				
С	0.09		0.2	01	0.						
c1	0.09		0.16	θ2	11°	12 °	13°				
D	D 26 BSC			θ3	11°	12°	13°				
D1	D1 24 BSC										
е	e 0.5 BSC										
E		26 BS0									
E1	24 BSC					Т	IMENSION A	AND	T		
L	0.45 0.6 0.75		0.75		UNIT	TOLERANCE			REFER	RANCE D	OCUMENT
	MM		MM		ASME Y14.	5M	64-	-06-28	0-1392		
TITLE	TITLE: LQFP 176LD 24X24X1.4 PKG 0.5 PITCH POD										
2mm FOOTPRINT					SHEET			3			

Figure 35. 176 LQFP package mechanical drawing (part 3)

MPC5644A Microcontroller Data Sheet, Rev. 7



4.1.2 208 MAPBGA




Figure 36. 208 MAPBGA package mechanical drawing (part 1)

MPC5644A Microcontroller Data Sheet, Rev. 7






Figure 37. 208 MAPBGA package mechanical drawing (part 2)



4.1.3 324 TEPBGA




Figure 38. 324 BGA package mechanical drawing (part 1)

MPC5644A Microcontroller Data Sheet, Rev. 7



ê e e e e e e e	MECHANICAL OUTLINES	DOCUMENT NO: 98ASS23840W		
freescale' semiconductor	DICTIONARY	DICTIONARY PAGE: 1158		
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE THIS DRAWING	REV:	D	

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

TITLE: PBGA, 324 I/O, 23 X 23 PKG, STANDARD: JEDEC MS-034 AAJ-1

1 MM PITCH (OMPAC) PACKAGE CODE: 5241 SHEET: 2

Figure 39. 324 BGA package mechanical drawing (part 2)

MPC5644A Microcontroller Data Sheet, Rev. 7



5 Ordering information

Table 52 shows the orderable part numbers for the MPC5644A series.

Table 52. Orderable part number summary

Part number	Flash/SRAM	Package	Speed (MHz)
SPC5643AF0MLU3	3 MB/192 KB	176LQFP (Pb free)	80
SPC5643AF0MMG3	3 MB/192 KB	208MAPBGA(Pb free)	80
SPC5643AF0MVZ3	3 MB/192 KB	324PBGA (Pb free)	80
SPC5643AF0MLU2	3 MB/192 KB	176LQFP (Pb free)	120
SPC5643AF0MMG2	3 MB/192 KB	208MAPBGA (Pb free)	120
SPC5643AF0MVZ2	3 MB/192 KB	324PBGA (Pb free)	120
SPC5643AF0MLU1	3 MB/192 KB	176LQFP (Pb free)	150
SPC5643AF0MMG1	3 MB/192 KB	208MAPBGA (Pb free)	150
SPC5643AF0MVZ1	3 MB/192 KB	324PBGA (Pb free)	150
SPC5644AF0MLU3	4 MB/192 KB	176 LQFP (Pb free)	80
SPC5644AF0MMG3	4 MB/192 KB	208 MAPBGA (Pb free)	80
SPC5644AF0MVZ3	4 MB/192 KB	324 TEPBGA (Pb free)	80
SPC5644AF0MLU2	4 MB/192 KB	176 LQFP (Pb free)	120
SPC5644AF0MMG2	4 MB/192 KB	208 MAPBGA (Pb free)	120
SPC5644AF0MVZ2	4 MB/192 KB	324 TEPBGA (Pb free)	120
SPC5644AF0MLU1	4 MB/192 KB	176 LQFP (Pb free)	150
SPC5644AF0MMG1	4 MB/192 KB	208 MAPBGA (Pb free)	150
SPC5644AF0MVZ1	4 MB/192 KB	324 TEPBGA (Pb free)	150



Example code: SPC 5644A F0 ٧Z Qualification Status -Product Family ATMC Fab and Mask Revision Temperature Range -Package -Maximum Frequency -Package Code LU = 176 LQFP **Qualification Status** Fab and Mask Revision MPC = Industrial qualified F = ATMCMG = 208 MAPBGA SPC = Automotive qualified 0 = Revision PC = Prototype VZ = 324 TEPBGA Temperature spec. Product M = -40 °C to 125 °C **Maximum Frequency** 5644A= MPC5644A family 1 = 150 MHz 2 = 120 MHz 3 = 80 MHz

Figure 40. Product code structure

6 Document revision history

Table 53 summarizes revisions to this document.

Table 53. Revision history

Revision	Date	Substantive changes
Rev. 1	4/2008	Initial release

MPC5644A Microcontroller Data Sheet, Rev. 7

Freescale Semiconductor

128



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 2	11/2009	Maximum device speed is 145 MHz (was 150 MHz)
		16-entry Memory Protection Unit (MPU). Was incorrectly listed as 8-entry.
		Feature details section added
		Changes to signal summary table: • Added ANY function to AN[10]
		Added ANW function to AN[8]
		Changes to 208 ball BGA ballmap: • A12 is AN12-SDS (was AN12)
		 A15 is VRC33 (was VDD33) B12 is AN13-SDO (was AN13)
		• C12 is AN14SDI (was AN14)
		• C13 is AN15-FCK (was AN15)
		• D1 is VRC33 (was VDD33)
		F13 is VDDEH6AB (was VDDEH6)H13 is GPIO99 (was PCSA3)
		• J15 is GPIO98 (was PCSA3)
		K4 is now VDDEH1AB (was VDDEH1)
		N6 is now VRC33 (was VDD33)
		N9 is VDDEH4AB (was VDDEH4)
		N12 is now VRC33 (was VDD33)
		P6 is now NCT13 is VDDE5 (was NC)
Rev. 2	11/2009	Recommended operating characteristics for power transistor updated
	(cont.)	Pad current specifications updated
		LVDS pad specifications updated. SRC does not apply to common mode voltage.
		Temperature sensor electrical characteristics added
		eQADC electrical characteristics updated with VGA gain specs
		Pad AC specifications updated
		Definition for RDY signal added to signal details
		V _{STBY} maximum is 5.5 V (was listed incorrectly as 6.0 V)
		I _{MAXA} maximum is 5 mA (was TBD)
		Analog differential input functions added to AN0–AN7 in signal summary



Table 53. Revision history (continued)

ision 2 and later devices: If to CS[2] (PCR 2) If to CS[3] (PCR 3) R 338) R 339)
d to CS[3] (PCR 3)
R 339)
9 (176-pin), B3 (208-ball) and levices. AN[38] Is now on D3 and E1 (324-ball) on previous
ads
ch does not exist on this device
e, not the signal name) Ided to Rev. 2). Also changed Itent.

MPC5644A Microcontroller Data Sheet, Rev. 7



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 3	04/2010	Changes to Power/ground segmentation table:
(cont)	ADDR[20:21] removed from VDDE2 segment; they are in VDDE-EH	
		CAL_CS1 removed from VDDE12 segment (there is no CAL_CS1 on this device)
		CAL_EVTO and CAL_MCKO removed from VDDE12 segment. Those pins do not
		exist
		VDDE-VDDEH renamed to VDDE-EH
		EMIOS24 removed from VDDEH segment. That pin does not exist.
		ETPUA[0:9] added to VDDEH4 segment
		Renamed TCR_A in VDDEH4 segment to TCRCLKA.
		EXTAL and XTAL added to VDDEH6 segment
		AN15-FCK added to VDDEH7 segment
		• GPIO98, GPIO99, GPIO206, GPIO207 and GPIO219 added to VDDEH7 segment.
		MSEO1 added to VDDEH7 segment
		Power segment VDDEH1A renamed to VDDEH1
		Changes to 176-pin package pinout:
		Changed pin 9 from AN38 to AN8.
		Added note that pin 96 (VSS) should be tied low.
		Changes to 208-ball package ballmap:
		Changed ball B3 from AN38 to AN8.
		Added note that ball N13 (VSS) should be tied low.
		324-ball package ballmap updated for Rev. 2 silicon:
		AN8 was on ball D3; it is now on E1
		AN38 was on ball E1; it is now on D3
		Changes to features list:
		Correction: there are 6 reaction channels (was noted as 5)
		Development Trigger Semaphore (DTS) added to features list and feature details
		FlexRay module now has 128 message buffers (was 64) and ECC support
		Added note after JTAG pin AC electrical characteristics table detailing JTAG EVTI and
		RDY signal clocking with TCK. This affects debuggers.
		Part numbers and part number decoder updated.



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 3	04/2010	Added information to AC timings section:
	04/2010	New section added: Reset and configuration pin timing
(cont)		New section added: Reset and configuration pin tining New section added: External interrupt timing (IRQ pin)
		New section added: eTPU timing Added News debug port appearing frequency table to News timings coefficients.
		Added Nexus debug port operating frequency table to Nexus timings section
		Added external bus interface maximum operating frequency table and calibration bus
		interface maximum operation frequency table
		Added FlexCAN system clock source section
		Changes to Power management control (PMC) and power on reset (POR) electrical specifications:
		Max value for parameter 2 (vddreg) is 5.25 V (was 5.5 V)
		Updated "Core voltage regulator controller external components preferred configuration"
		diagram.
		Changes to DC electrical specifications table:
		 Slew rate on power supply pins (system requirement) changed to 25 V/ms (was 50 V/ms)
		Throughout the document the maximum frequency is now 150 MHz (was 145 MHz)
		Changes to DC electrical specifications:
		Parameter classifications added
		V _{DDREG} max value changed to 5.25 V (was 5.5 V)
		V _{OH LS} min value changed to 2.0 V (was 2.7 V) with a load current of 0.5 mA
		• V _{OL LS} max value changed to 0.6 V (was 0.2*V _{DDEH}) with load current of 2 mA
		• V _{INDC} min value changed to V _{SSA} -0.3 (was V _{SSA} -1.0)
		• V _{INDC} max value changed to V _{DDA} +0.3 (was V _{DDA} +1.0)
		Added new section: Configuring SRAM wait states
		VRCCTL external circuit updated.



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 4	08/2010	Updates to Nexus timings: • t _{MDOV} max value changed to 0.35 (was 0.2) • t _{MSEOV} max value changed to 0.35 (was 0.2) • t _{EVTOV} max value changed to 0.35 (was 0.2)
		Updates to DC electrical specifications: • V _{STBY} min value changed to 0.95 V (was 0.9 V) • V _{STBY} has two ranges—for regulated mode and unregulated mode
		Correction to PLLMRFM electrical specifications: • V _{DDPLL} range is from 1.08 V to 3.6 V (was 3.0 V to 3.6 V.
		Updates to pad AC specifications: • Specs with drive load = 200 pF deleted. DSC (drive strength control) values range from 10 – 50 pF. • I/O pad average I _{DDE} specifications updated (fast pad specs only)
		 I/O pad V_{RC33} average I_{DDE} specifications (fast pad specs only) Updates to Reset and configuration pin timings:
		 Footnote added: RESET pulse width is measured from 50% of the falling edge to 50% of the rising edge. Timings are specified at V_{DD} = 1.14 V to 1.32 V (was 1.08 V to 1.32 V).
		Updates to EBI timings: • Note added to t _{AAI} : When CAL_TS is used as CAL_ALE the hold time is 1 ns instead of 1.5 ns.
		 Correction: maximum calibration bus interface operating frequency is 66 MHz for all port configurations. VDDE range in footnote 1 corrected to read, "External Bus and Calibration bus timing specified at f_{SYS} = 150 MHz and 100 MHz, VDD = 1.14 V to 1.32 V, VDDE = 3 V to 3.6
		V (unless stated otherwise)" (VDDE range was 1.62 V to 3.6 V)
		Correction to IEEE 1149.1 timings: • SRC value in footnote 1 corrected to read, "JTAG timing specified at VDD = 1.14 V to 1.32 V, VDDEH = 4.5 V to 5.5 V with multi-voltage pads programmed to Low-Swing mode, TA = TL to TH, and CL = 30 pF with DSC = 0b10, SRC = 0b11." (SRC value was 0b00)
		Correction to External interrupt timing (IRQ pin) timings: • Timings are specified at V _{DD} = 1.14 V to 1.32 V (was 1.08 V to 1.32 V).
		Update to DSPI timings: • Some of the timing parameters can vary depending on the value of V _{DDE} . For these parameters, ranges are now defined for two ranges of V _{DDE} .



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 4 (cont)	08/2010	Change in signal name notation for DSPI, CAN and SCI signals:
(55.1.)		DSPI:
		PCS_x[n] is now DSPI_x_PCS[n]
		SOUT_x is now DSPI_x_SOUT SIN x is now DSPI_x SIN
		SCK_x is now DSPI_x_SCK
		CAN:
		CNTXx is now CAN_x_TX CNRXx is now CAN_x_RX
		SCI:
		RXDx is now SCI_x_RX TXDx is now SCI_x_TX
		Updates to DC electrical specifications:
		Slew rate on power supply pins specification changed to 25 V/ms (was 50 V/ms)
		V _{OH_LS} min spec changed to 2.0 V at 0.5 mA (was 2.7 V at 0.5 mA)
		Updated I/O pad current specifications
		Updated I/O pad V _{RC33} current specifications
		Corrections to Nexus timing:
		 Maximum Nexus debug port operating frequency is 40 MHz in all configurations To route Nexus to MDO, clear NPC_PCR[NEXCFG] (formerly this was documented as NPC_PCR[CAL]
		To route Nexus to CAL_MDO, set NPC_PCR[NEXCFG]=1 (formerly this was documented as NPC_PCR[CAL]



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 5	2/2011	 Minor editorial updates. Re-organized the first few subsections of the "Overview" section. Added ECSM to the block diagram. Added information on the REACM, SIU, and ECS modules to the "Block summary" section. Added DATA[0:15] to V_{DDEs} in the "signal properties" table. Updated VSTBY parameters in the "Power/ground segmentation" table. Updated frost parameter symbols and classifications throughout the document. Updated frost post in the "Absolute maximum ratings" table. Removed I_{MAXA} footnote in the "Absolute Maximum Ratings" table. Updated the format of the "EMI (electromagnetic interference) characteristics" table. Removed the footnote on V_{DDREG} in the "Power management control (PMC) and power on reset (POR) electrical specifications' table. Updated values for Vbg, Idd3p3, Por3.3V_r, Por3.3V_f, Por5V_r, and Por5V_f in the "PMC electrical characteristics" table. Updated values for Vbg, Idd3p3, Por3.3V_r, Por3.3V_f, Por5V_r, and Por5V_f in the "PMC electrical characteristics" table. Updated VCE_{SAT} and V_{BE} in the "Recommended power transistors" operating characteristics' table. Updated VIH_Ls in the "DC electrical specifications" table. Updated I_{DDSTBY} and I_{DDSTBY 50} in the "DC electrical specifications" table. Updated the I_{DDA}/I_{REF}/I_{DDREG} max value in the "DC electrical specifications" table. Updated Medium pad type I_{DD3} was values in the "I/O pad V_{RC33} average I_{DDE} specifications" table. Updated Medium pad type I_{DD3} values in the "I/O pad V_{RC33} average I_{DDE} specifications" table. Updated Values for V_{CD} in the "DSPI LVDS pad specifications" table. Removed the redundant "XTAL Load Capacitance" parameter instance from the "PLLMRFM electrical specifications table. Removed tootnotes in the "PLMRFM electrical specifications" table. Updated values for OFFNC and GAINNC in the "eQADC
Rev. 6	_	Rev. 6 not published.



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 7	01/2012	 Minor editorial changes. In MPC5644A feature list, moved "24 unified channels" after "1 x eMIOS". In Table 3MPC5644A signal properties/Column "Name" updated the following rows: DSPI_D_SIN /GPIO[99] -Changed "-" to CS[2] DSPI_D_SIN /GPIO[99] -Changed "-" to CS[3]. In Table 1Thermal characteristics for 324-pin TEPBGA/ Column "Value" added conditional text. In Table 21DC electrical specifications made the following changes: -For the value "V_{OL_S}" parameter changed from "Slow/ medium/multi-voltage pad I/O output low voltage" to "Slow/medium pad I/O output low voltage"Added a new row for "I_{DDSTRY27}"For row "I_{DDSTRY} (operating current 0.95 -1.2V)" added max value "100" and changed typ value from "125" to "35"For row "I_{DDSTRY} (operating current 2 - 5.5V)" added max value "110" and changed typ value from "135" to "45"For symbol "I_{DDSTRY} (operating current 2 - 5.5V)" added max value "2000", changed typ value from "1050" to "790", C cell changed from "T" to "P" and for symbol "I_{DDSTRY} (operating current 2 - 5.5V)" added max value "2000", changed typ value from "1050" to "760", C cell changed from "T" to "P"Removed note 9 and note 10 (Characterization based capability) from symbol "Vo_I_8". Splitted Table 28eQADC conversion specifications (operating) into Table 29eQADC single ended conversion specifications (operating). In Table 30 eQADC differential ended conversion specifications (operating) and Table 30eQADC differential ended conversion specifications (operating). In Table 31 Cutoff frequency for additional SRAM wait statemade the following changes: -Added note form (VRH-VRL)/2+5% to (VRH+VRL)/2+5% and max value changed from (VRH-VRL)/2+5% to 198" and "150" to "153". In Section 3.13, "Configuring SRAM wait states, changed text from "MPC5644A Microcontroller Reference Manual" In Table 32APC, RWSC, WWSC settings vs. frequency of operation -Added note for "Max Flash



Table 53. Revision history (continued)

Revision	Date	Substantive changes
Rev. 7 (cont.)	01/12	 Added Table 17MPC5644A External network specification. Updated Figure 8. Changed External Network Parameter Ce min value to "3*2.35 μ F+5 μ F" from "2*2.35 μ F+5 μ F" in Table 17MPC5644A External network specification. Changed Trans. Line (differential Zo) unit to Ω from W in Table 25DSPI LVDS pad specification.



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5644A

Rev. 7 Jan 2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009–2012. All rights reserved.



