



# **Typical Application Circuit**



## **Functional Pin Description**

Pin No.					
TSOT-23-5	SOP-8 (Exposed Pad)	Pin Name	Pin Function		
1	7	LX	Switch Output Terminal. Drain of internal N-MOSFET.		
2	3, 8, 9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.		
3	4	ADJ	Dimming Control Input : Analog signal input for analog PWM dimming PWM signal input for digital PWM dimming.		
4	2	SENSE	Output Current Sense. Sense LED string current with an external resistor connected between VIN and SENSE.		
5	1	VIN	Supply Input Voltage.		
_	5, 6	NC	No Internal Connection.		

## **Function Block Diagram**





# Absolute Maximum Ratings (Note 1)

Supply Input Voltage, V <sub>IN</sub>	–0.3V to 40V
Switch Voltage, LX	0.3V to (V <sub>IN</sub> + 0.7V)
Sense Voltage, SENSE	$(V_{IN} - 5V)$ to $(V_{IN} + 0.3V)$
• All Other Pins	–0.3V to 6V
<ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul>	
TSOT-23-5 (Single-layer PCB)	0.400W
TSOT-23-5 (Four-layer PCB)	0.625W
SOP-8 (Exposed pad)	1.333W
Package Thermal Resistance (Note 2)	
TSOT-23-5, $\theta_{JA}$ (Single-layer PCB)	250°C/W
TSOT-23-5, $\theta_{JA}$ (Four-layer PCB)	160°C/W
TSOT-23-5, $\theta_{JC}$ (Single-layer PCB)	130°C/W
SOP-8 (Exposed pad), $\theta_{JA}$	75°C/W
SOP-8 (Exposed pad), $\theta_{JC}$	15°C/W
Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
ESD Susceptibility (Note 3)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V

# **Recommended Operating Conditions** (Note 4)

## **Electrical Characteristics**

( $V_{IN}$  = 12V,  $T_A$  = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Mean Current Sense Threshold Voltage		VSENSE	Measure on SENSE Pin with Respecting to V <sub>IN</sub> . ADJ is Floating.	95	100	105	mV	
Sense Threshold Hys	teresis	$\Delta V_{SENSE}$			±15		%	
Low Side Switch On-Resistance		R <sub>DS(ON)</sub>			350	500	mΩ	
Low Side Switch Leak	Low Side Switch Leakage Current		V <sub>LX</sub> = 12V, V <sub>ADJ</sub> = 0V		0.01	10	μ <b>A</b>	
Under Voltage Lockout Threshold		$V_{UVLO}$	VIN Rising		5.2		V	
Under Voltage Lockout Threshold Hysteresis		ΔVυνιο			400		mV	
Ramp Frequency		framp		-	300	1	Hz	
ADJ Input Threshold	Logic-High	V <sub>ADJ</sub> , H		1.4			V	
Voltage	Logic-Low	$V_{ADJ,L}$				0.2	V	
Analog Dimming Range				0.3		1.3	V	
Analog Dimming	Logic-High				1.2	1.3	3 V	
Threshold Voltage	Logic-Low			0.3	0.4		V	

To be continued





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Minimum Switch On-Time	t <sub>ON(MIN)</sub>	LX Switch On		210		ns
Minimum Switch Off-Time	toff(MIN)	LX Switch Off		170		ns
Quiescent Input Current with Output Off	I <sub>VIN, Off</sub>	V <sub>ADJ</sub> = 0V		450		μА
Quiescent Input Current with Output Switching	I <sub>VIN, On</sub>	ADJ is Floating, f <sub>SW</sub> = 250kHz, V <sub>IN</sub> = 8V		1000		μΑ
Internal Propagation Delay	t <sub>PD</sub>			25		ns
Sense Pin Input Current	I <sub>SENSE</sub>	$V_{SENSE} = V_{IN} - 0.1V$		300		nΑ
Thermal Shutdown	T <sub>SD</sub>			150		°C
Thermal Shutdown Hysteresis	$\Delta T_{SD}$			30		°C


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2.  $\theta_{JA}$  is measured in natural convection at  $T_A$  = 25°C on a single-layer and four-layer test board of JEDEC 51 thermal measurement standard. For SOP-8 (Exposed Pad) the measurement case position of  $\theta_{JC}$  is on the exposed pad of the package. For TSOT-23-5, the measurement case position of  $\theta_{JC}$  is on the lead of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.





## **Typical Operating Characteristics**


















DS8471-01 August 2011 www.richtek.com































DS8471-01 August 2011 www.richtek.com



## **Application Information**

The RT8471 is a simple high efficiency, continuous mode inductive step-down converter. The device operates with an input voltage range from 7V to 36V and delivers up to 1.2A of output current. A high side current sense resistor sets the output current. A dedicated PWM dimming input enables pulsed LED dimming over a wide range of brightness levels. A high side current sensing scheme and an onboard current setting circuitry minimize the number of external components. A 1% sense resistor performs a  $\pm 5\%$  LED current accuracy for the best performance.

### **Under Voltage Lockout (UVLO)**

The RT8471 includes a UVLO feature with 400mV hysteresis. The internal MOSFET turns off when  $V_{IN}$  falls below 4.8V (typ.).

#### **Setting Average Output Current**

The RT8471 output current which flows through the LEDs is set by an external resistor ( $R_S$ ) connected between the VIN and SENSE terminal. The relationship between output current ( $I_{OUT}$ ) and  $R_S$  is shown as below :

$$I_{OUTavg} = \frac{0.1V}{R_S}$$
 (A)

#### **Analog Dimming Control**

The ADJ terminal can be driven by an external voltage  $(V_{ADJ})$  to adjust the average output current. The average output current is given by :

$$I_{OUTavg} = \left(\frac{0.1V}{R_S}\right) \times \frac{V_{ADJ} - 0.4}{0.8}$$

where  $V_{ADJ}$  is ranged from 0.4V to 1.2V. When  $V_{ADJ}$  is larger than 1.2V, the output current value will only depend on the external resistor ( $R_S$ ).

#### **Digital Dimming Control**

A Pulse Width Modulated (PWM) signal can drive the ADJ terminal directly. Notice that the PWM signal logic high level must be above 1.4V and the logic low level must be below 0.2V at the ADJ terminal. It's recommended to maintain the PWM dimming at low frequency (ex. 500Hz) in order to obtain a linear dimming curve.

#### **PWM Soft-Start Behavior**

The RT8471 features an optional PWM soft-start behavior that allows for gradual brightness transition. This is achieved by simply connecting an external capacitor between the ADJ pin and GND. An internal current source will then charge this capacitor for soft-start behavior, resulting in steady LED current increase and decrease during power on and power off, as shown in Figure 1.




Figure 1. PWM Soft-Start Behavior Mechanism



The capacitor can be selected according to below equation:

$$C = 1.5 \times 10^{-6} \times t_{SS}$$

where t<sub>ss</sub> is the soft-start period.

#### **LED Current Ripple Reduction**

Higher LED current ripple will shorten the LED life time and increase heat accumulation of LED. There are two ways to reduce the LED current ripple. One way is by increasing the inductance to lower LED current ripple in absence of an output capacitor. The other way is by adding an output capacitor in parallel with the LED. This will then allow the use of a smaller inductor.

#### Inductor Selection

The inductance is determined by inductor current ripple, switching frequency, duty ratio, circuit specifications and component parameters, as expressed in the following equation:

$$L > \left[V_{IN} - V_{OUT} - V_{SEN} - \left(R_{DS(ON)} \times I_{OUT}\right)\right] \times \frac{D}{f_{SW} \times \Delta I_{I}}$$

where

f<sub>SW</sub> is the switching frequency (Hz)

 $R_{DS(ON)}$  is the low side switch on-resistance of internal MOSFET ( =  $0.35\Omega$  typical)

D is the duty cycle determined by  $V_{OUT}/V_{IN}$ 

IOUT is the required LED current (A)

 $\Delta I_L$  is the inductor peak-peak ripple current (internally set to 0.3 x  $I_{OUT})$ 

V<sub>IN</sub> is the input supply voltage (V)

V<sub>OUT</sub> is the total LED forward voltage (V)

Besides, the selected inductance has also to satisfy the limit of the minimum switch on/off time. The calculated on time must be greater than 210ns of the minimum on time, and the off time must be greater than 170ns of the minimum off time. The following equation can be used to verify the suitability of the inductor value.

$$t_{ON} = \frac{L \times \Delta I_L}{V_{IN} - V_{OUT} - I_{OUT} \left(R_{SEN} + R_L + R_{DS(ON)}\right)}$$

$$> t_{ON(MIN)}(210\text{ns typ.})$$

$$\begin{split} t_{OFF} &= \frac{L \times \Delta I_L}{V_{OUT} + V_D + V_{SEN} + \left(I_{OUT} \times R_L\right)} \\ &> t_{OFF(MIN)} (170 \text{ns typ.}) \end{split}$$

where

V<sub>D</sub> is the rectifier diode forward voltage (V)

V<sub>SEN</sub> is the voltage cross current sense resistor (V)

 $R_L$  is the inductor DC resistance ( $\Omega$ )

L is the inductance (H)

The saturation current of the selected inductor must be higher than the peak output LED current, and the continuous current rating must be above the average output LED current. In general, the inductor saturation current should be 1.5 times the LED current. In order to reduce the output current ripple, a higher inductance is recommended at higher supply voltages. However, it could also cause a higher line resistance and result in a lower efficiency.

#### **Diode selection**

To obtain better efficiency, the Schottky diode is recommended for its low reverse leakage current, low recovery time and low forward voltage. With its low power dissipation, the Schottky diode outperforms other silicon diodes and increase overall efficiency.

#### **Input Capacitor selection**

Input capacitor has to supply peak current to the inductor and flatten the current ripple on the input. The low ESR condition is required to avoid increasing power loss. The ceramic capacitor is recommended due to its excellent high frequency characteristic and low ESR, which are suitable for the RT8471. For maximum stability over the entire operating temperature range, capacitors with better dielectric are suggested.

#### **Thermal Protection**

A thermal protection feature is included to protect the RT8471 from excessive heat damage. When the junction temperature exceeds a threshold of 150°C, the thermal protection will turn off the LX terminal. When the junction temperature drops below 120°C, the RT8471 will turn back on the LX terminal and return to normal operations.

DS8471-01 August 2011



#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT8471, the maximum junction temperature is  $125^{\circ}C$  and  $T_A$  is the ambient temperature. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For TSOT-23-5 packages, the thermal resistance,  $\theta_{JA}$ , is  $250^{\circ}C/W$  on a standard JEDEC 51-3 single-layer thermal test board and  $160^{\circ}C/W$  on a standard JEDEC 51-7 four-layer thermal test board. For SOP-8 (Exposed pad) package, the thermal resistance,  $\theta_{JA}$ , is  $75^{\circ}C/W$  on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A$  =  $25^{\circ}C$  can be calculated by the following formulas :

 $P_{D(MAX)}$  = (125°C - 25°C) / (250°C/W) = 0.4W for TSOT-23-5 package (single-layer PCB)

 $P_{D(MAX)}$  = (125°C - 25°C) / (160°C/W) = 0.625W for TSOT-23-5 package (four-layer PCB)

 $P_{D(MAX)}$  = (125°C - 25°C) / (75°C/W) = 1.333W for SOP-8 (Exposed pad) package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . For the RT8471 packages, the derating curves in Figure 2 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 2. Derating Curve for Packages

#### **Layout Considerations**

For best performance of the RT8471, please abide the following layout guide.

- ➤ The capacitor C<sub>IN</sub>, C<sub>ADJ</sub> and external resistor, R<sub>S</sub>, must be placed as close as possible to the VIN and SENSE pins of the device respectively.
- The GND should be connected to a strong ground plane.
- Keep the main current traces as short and wide as possible.
- ▶ The inductor (L) should be mounted as close to the device with low resistance connections.
- The ADJ pin trace need to be kept far away from LX terminal.





Figure 3. PCB Layout Guide

www.richtek.com DS8471-01 August 2011



# **Outline Dimension**




Symbol	Dimensions	In Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А	0.700	1.000	0.028	0.039	
A1	0.000	0.100	0.000	0.004	
В	1.397	1.803	0.055	0.071	
b	0.300	0.559	0.012	0.022	
С	2.591	3.000	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

**TSOT-23-5 Surface Mount Package** 

DS8471-01 August 2011 www.richtek.com





Symbol		Dimensions	In Millimeters	Dimensions In Inches		
		Min	Max	Min	Max	
Α		4.801	5.004	0.189	0.197	
В		3.810	4.000	0.150	0.157	
С		1.346	1.753	0.053	0.069	
D		0.330	0.510	0.013	0.020	
F		1.194	1.346	0.047	0.053	
Н		0.170	0.254	0.007	0.010	
I		0.000	0.152	0.000	0.006	
J		5.791	6.200	0.228	0.244	
М		0.406	1.270	0.016	0.050	
Ontion 1	Х	2.000	2.300	0.079	0.091	
Option 1	Υ	2.000	2.300	0.079	0.091	
Option 2	Х	2.100	2.500	0.083	0.098	
Option 2	Υ	3.000	3.500	0.118	0.138	

8-Lead SOP (Exposed Pad) Plastic Package

## **Richtek Technology Corporation**

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

## **Richtek Technology Corporation**

Taipei Office (Marketing)

5F, No. 95, Minchiuan Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)86672399 Fax: (8862)86672377

Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.

DS8471-01 August 2011