

TABLE OF CONTENTS

Features 1
 Applications 1
 Pin Configurations 1
 General Description 1
 Revision History 2
 Specifications 3
 Electrical Characteristics 3
 Electrical Characteristics 4
 Absolute Maximum Ratings 5
 Thermal Resistance 5
 ESD Caution 5
 Typical Performance Characteristics 6
 Functional Description 14
 Total Noise-Including Source Resistors 14
 Gain Linearity 14
 Input Overvoltage Protection 15
 Output Phase Reversal 15
 Settling Time 15

REVISION HISTORY

8/2020—Rev. H to Rev. I
 Changes to Ordering Guide 24

9/2018—Rev. G to Rev. H
 Changes to Ordering Guide 24

11/2009—Rev. F to Rev. G
 Changes to Figure 64 19
 Changes to Ordering Guide 24
 Updated Outline Dimensions 22

5/2009—Rev. E to Rev. F
 Changes to Figure 64 19
 Changes to Ordering Guide 24

10/2007—Rev. D to Rev. E
 Changes to General Description 1
 Changes to Table 4 5
 Updated Outline Dimensions 22

7/2006—Rev. C to Rev. D
 Changes to Table 4 5
 Changes to Figure 51 14
 Changes to Figure 52 15
 Changes to Figure 54 16

Overload Recovery Time 15
 THD + Noise 16
 Capacitive Load Drive 16
 Stray Input Capacitance Compensation 17
 Reducing Electromagnetic Interference 17
 Proper Board Layout 18
 Difference Amplifiers 18
 A High Accuracy Thermocouple Amplifier 19
 Low Power Linearized RTD 19
 Single Operational Amplifier Bridge 20
 Realization of Active Filters 21
 Band-Pass KRC or Sallen-Key Filter 21
 Channel Separation 21
 References on Noise Dynamics and Flicker Noise 21
 Outline Dimensions 22
 Ordering Guide 24

Changes to Figure 58 to Figure 61 17
 Changes to Figure 62 and Figure 63 18
 Changes to Figure 64 19
 Changes to Figure 65 and Figure 66 20
 Changes to Figure 67 and Figure 68 21
 Removed SPICE Model Section 21
 Updated Outline Dimensions 22
 Changes to Ordering Guide 24

4/2004—Rev. B to Rev. C
 Changes to Ordering Guide 4
 Changes to TPC 6 5
 Changes to TPC 26 7
 Updated Outline Dimensions 17

4/2002—Rev. A to Rev. B
 Added OP4177 Global
 Edits to Specifications 2
 Edits to Electrical Characteristics Headings 4
 Edits to Ordering Guide 4

11/2001—Rev. 0 to Rev. A
 Edit to Features 1
 Edits to TPC 6 5

7/2001—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

$V_S = \pm 5.0\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage						
OP1177	V_{OS}			15	60	μV
OP2177/OP4177	V_{OS}			15	75	μV
OP1177/OP2177	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		25	100	μV
OP4177	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		25	120	μV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-2	+0.5	+2	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1	+0.2	+1	nA
Input Voltage Range			-3.5		+3.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -3.5\text{ V to }+3.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120	126		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = -3.5\text{ V to }+3.5\text{ V}$	118	125		dB
Offset Voltage Drift						
OP1177/OP2177	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	0.7	$\mu\text{V}/^\circ\text{C}$
OP4177	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.3	0.9	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1\text{ mA}$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	+4	+4.1		V
Output Voltage Low	V_{OL}	$I_L = 1\text{ mA}$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-4.1	-4	V
Output Current	I_{OUT}	$V_{DROPOUT} < 1.2\text{ V}$		± 10		mA
POWER SUPPLY						
Power Supply Rejection Ratio						
OP1177	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120	130		dB
OP2177/OP4177	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	115	125		dB
Supply Current per Amplifier	I_{SY}	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		400	500	μA
				500	600	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		0.7		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			1.3		MHz
NOISE PERFORMANCE						
Voltage Noise	e_n p-p	0.1 Hz to 10 Hz		0.4		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		7.9	8.5	$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1\text{ kHz}$		0.2		$\text{pA}/\sqrt{\text{Hz}}$
MULTIPLE AMPLIFIERS CHANNEL SEPARATION						
	C_S	DC $f = 100\text{ kHz}$		0.01 -120		$\mu\text{V/V}$ dB

¹ Typical values cover all parts within one standard deviation of the average value. Average values given in many competitor data sheets as typical give unrealistically low estimates for parameters that can have both positive and negative values.

ELECTRICAL CHARACTERISTICS

$V_S = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage						
OP1177	V_{OS}			15	60	μV
OP2177/OP4177	V_{OS}			15	75	μV
OP1177/OP2177	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		25	100	μV
OP4177	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		25	120	μV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-2	+0.5	+2	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1	+0.2	+1	nA
Input Voltage Range			-13.5		+13.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -13.5\text{ V to }+13.5\text{ V}$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120	125		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = -13.5\text{ V to }+13.5\text{ V}$	1000	3000		V/mV
Offset Voltage Drift						
OP1177/OP2177	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	0.7	$\mu\text{V}/^\circ\text{C}$
OP4177	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.3	0.9	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1\text{ mA}$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	+14	+14.1		V
Output Voltage Low	V_{OL}	$I_L = 1\text{ mA}$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		-14.1	-14	V
Output Current	I_{OUT}	$V_{DROPOUT} < 1.2\text{ V}$		± 10		mA
Short-Circuit Current	I_{SC}			± 25		mA
POWER SUPPLY						
Power Supply Rejection Ratio						
OP1177	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120	130		dB
OP2177/OP4177	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	115	125		dB
OP2177/OP4177	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	118	121		dB
OP2177/OP4177	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	114	120		dB
Supply Current per Amplifier	I_{SY}	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		400	500	μA
Supply Current per Amplifier	I_{SY}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		500	600	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		0.7		V/ μs
Gain Bandwidth Product	GBP			1.3		MHz
NOISE PERFORMANCE						
Voltage Noise	e_n p-p	0.1 Hz to 10 Hz		0.4		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		7.9	8.5	nV/ $\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1\text{ kHz}$		0.2		pA/ $\sqrt{\text{Hz}}$
MULTIPLE AMPLIFIERS CHANNEL SEPARATION						
	C_S	DC		0.01		$\mu\text{V/V}$
		$f = 100\text{ kHz}$		-120		dB

¹ Typical values cover all parts within one standard deviation of the average value. Average values given in many competitor data sheets as typical give unrealistically low estimates for parameters that can have both positive and negative values.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	V_{S-} to V_{S+}
Differential Input Voltage	\pm Supply Voltage
Storage Temperature Range R, RM, and RU Packages	-65°C to $+150^{\circ}\text{C}$
Operating Temperature Range OP1177/OP2177/OP4177	-40°C to $+125^{\circ}\text{C}$
Junction Temperature Range R, RM, and RU Packages	-65°C to $+150^{\circ}\text{C}$
Lead Temperature, Soldering (10 sec)	300°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type ¹	θ_{JA}	θ_{JC}	Unit
8-Lead MSOP (RM-8)	190	44	$^{\circ}\text{C}/\text{W}$
8-Lead SOIC_N (R-8)	158	43	$^{\circ}\text{C}/\text{W}$
14-Lead SOIC_N (R-14)	120	36	$^{\circ}\text{C}/\text{W}$
14-Lead TSSOP (RU-14)	240	43	$^{\circ}\text{C}/\text{W}$

¹ MSOP is available in tape and reel only.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Input Offset Voltage Distribution




Figure 10. Output Voltage to Supply Rail vs. Load Current




Figure 8. Input Offset Voltage Drift Distribution




Figure 11. Input Bias Current vs. Temperature




Figure 9. Input Bias Current Distribution




Figure 12. Open-Loop Gain and Phase Shift vs. Frequency




Figure 13. Closed-Loop Gain vs. Frequency

02627-013




Figure 16. Small Signal Transient Response

02627-016




Figure 14. Output Impedance vs. Frequency

02627-014




Figure 17. Small Signal Overshoot vs. Load Capacitance

02627-017




Figure 15. Large Signal Transient Response

02627-015




Figure 18. Positive Overvoltage Recovery

02627-018




Figure 19. Negative Overtolerance Recovery

02627-019




Figure 22. 0.1 Hz to 10 Hz Input Voltage Noise

02627-022




Figure 20. CMRR vs. Frequency

02627-020




Figure 23. Voltage Noise Density vs. Frequency

02627-023




Figure 21. PSRR vs. Frequency

02627-021




Figure 24. Short-Circuit Current vs. Temperature

02627-024




Figure 25. Output Voltage Swing vs. Temperature




Figure 28. CMRR vs. Temperature




Figure 26. Warm-Up Drift




Figure 29. PSRR vs. Temperature




Figure 27. Input Offset Voltage vs. Temperature




Figure 30. Input Offset Voltage Distribution




Figure 31. Output Voltage to Supply Rail vs. Load Current




Figure 34. Output Impedance vs. Frequency




Figure 32. Open-Loop Gain and Phase Shift vs. Frequency




Figure 35. Large Signal Transient Response




Figure 33. Closed-Loop Gain vs. Frequency




Figure 36. Small Signal Transient Response




Figure 37. Small Signal Overshoot vs. Load Capacitance

02627-037




Figure 40. No Phase Reversal

02627-040




Figure 38. Positive Overtolerance Recovery

02627-038




Figure 41. CMRR vs. Frequency

02627-041




Figure 39. Negative Overtolerance Recovery

02627-039




Figure 42. PSRR vs. Frequency

02627-042




Figure 43. 0.1 Hz to 10 Hz Input Voltage Noise

02827-043




Figure 46. Output Voltage Swing vs. Temperature

02827-046




Figure 44. Voltage Noise Density vs. Frequency

02827-044




Figure 47. Input Offset Voltage vs. Temperature

02827-047




Figure 45. Short-Circuit Current vs. Temperature

02827-045




Figure 48. Supply Current vs. Temperature

02827-048




Figure 49. Supply Current vs. Supply Voltage

02627-049




Figure 50. Channel Separation vs. Frequency

02627-050

FUNCTIONAL DESCRIPTION

The OPx177 series is the fourth generation of Analog Devices, Inc., industry-standard OP07 amplifier family. OPx177 is a high precision, low noise operational amplifier with a combination of extremely low offset voltage and very low input bias currents. Unlike JFET amplifiers, the low bias and offset currents are relatively insensitive to ambient temperatures, even up to 125°C.

Analog Devices proprietary process technology and linear design expertise has produced a high voltage amplifier with superior performance to the OP07, OP77, and OP177 in a tiny MSOP 8-lead package. Despite its small size, the OPx177 offers numerous improvements, including low wideband noise, very wide input and output voltage range, lower input bias current, and complete freedom from phase inversion.

OPx177 has a specified operating temperature range as wide as any similar device in a plastic surface-mount package. This is increasingly important as PCB and overall system sizes continue to shrink, causing internal system temperatures to rise. Power consumption is reduced by a factor of four from the OP177, and bandwidth and slew rate increase by a factor of two. The low power dissipation and very stable performance vs. temperature also act to reduce warmup drift errors to insignificant levels.

Open-loop gain linearity under heavy loads is superior to competitive parts, such as the OPA277, improving dc accuracy and reducing distortion in circuits with high closed-loop gains. Inputs are internally protected from overvoltage conditions referenced to either supply rail.

Like any high performance amplifier, maximum performance is achieved by following appropriate circuit and PCB guidelines. The following sections provide practical advice on getting the most out of the OPx177 under a variety of application conditions.

TOTAL NOISE-INCLUDING SOURCE RESISTORS

The low input current noise and input bias current of the OPx177 make it useful for circuits with substantial input source resistance. Input offset voltage increases by less than 1 μV maximum per 500 Ω of source resistance.

The total noise density of the OPx177 is

$$e_{n,TOTAL} = \sqrt{e_n^2 + (i_n R_S)^2 + 4kTR_S}$$

where:

e_n is the input voltage noise density.

i_n is the input current noise density.

R_S is the source resistance at the noninverting terminal.

k is Boltzmann's constant (1.38×10^{-23} J/K).

T is the ambient temperature in Kelvin ($T = 273 +$ temperature in degrees Celsius).

For $R_S < 3.9 \text{ k}\Omega$, e_n dominates and

$$e_{n,TOTAL} \approx e_n$$

For $3.9 \text{ k}\Omega < R_S < 412 \text{ k}\Omega$, voltage noise of the amplifier, the current noise of the amplifier translated through the source resistor, and the thermal noise from the source resistor all contribute to the total noise.

For $R_S > 412 \text{ k}\Omega$, the current noise dominates and

$$e_{n,TOTAL} \approx i_n R_S$$

The total equivalent rms noise over a specific bandwidth is expressed as

$$e_n = (e_{n,TOTAL}) \sqrt{BW}$$

where BW is the bandwidth in hertz.

The preceding analysis is valid for frequencies larger than 50 Hz. When considering lower frequencies, flicker noise (also known as 1/f noise) must be taken into account.

For a reference on noise calculations, refer to the Band-Pass KRC or Sallen-Key Filter section.

GAIN LINEARITY

Gain linearity reduces errors in closed-loop configurations. The straighter the gain curve, the lower the maximum error over the input signal range. This is especially true for circuits with high closed-loop gains.

The OP1177 has excellent gain linearity even with heavy loads, as shown in Figure 51. Compare its performance to the OPA277, shown in Figure 52. Both devices are measured under identical conditions, with $R_L = 2 \text{ k}\Omega$. The OP2177 (dual) has virtually no distortion at lower voltages. Compared to the OPA277 at several supply voltages and various loads, OP1177 performance far exceeds that of its counterpart.




Figure 51. Gain Linearity

02827-051




Figure 52. Gain Linearity




Figure 53. No Phase Reversal

INPUT OVERVOLTAGE PROTECTION

When input voltages exceed the positive or negative supply voltage, most amplifiers require external resistors to protect them from damage.

The OPx177 has internal protective circuitry that allows voltages as high as 2.5 V beyond the supplies to be applied at the input of either terminal without any harmful effects.

Use an additional resistor in series with the inputs if the voltage exceeds the supplies by more than 2.5 V. The value of the resistor can be determined from the formula

$$\frac{(V_{IN} - V_S)}{R_S + 500 \Omega} \leq 5 \text{ mA}$$

With the OPx177 low input offset current of <1 nA maximum, placing a 5 kΩ resistor in series with both inputs adds less than 5 µV to input offset voltage and has a negligible impact on the overall noise performance of the circuit.

5 kΩ protects the inputs to more than 27 V beyond either supply. Refer to the THD + Noise section for additional information on noise vs. source resistance.

OUTPUT PHASE REVERSAL

Phase reversal is defined as a change of polarity in the amplifier transfer function. Many operational amplifiers exhibit phase reversal when the voltage applied to the input is greater than the maximum common-mode voltage. In some instances, this can cause permanent damage to the amplifier. In feedback loops, it can result in system lockups or equipment damage. The OPx177 is immune to phase reversal problems even at input voltages beyond the supplies.

SETTLING TIME

Settling time is defined as the time it takes an amplifier output to reach and remain within a percentage of its final value after application of an input pulse. It is especially important in measurement and control circuits in which amplifiers buffer ADC inputs or DAC outputs.

To minimize settling time in amplifier circuits, use proper bypassing of power supplies and an appropriate choice of circuit components. Resistors should be metal film types, because they have less stray capacitance and inductance than their wire-wound counterparts. Capacitors should be polystyrene or polycarbonate types to minimize dielectric absorption.

The leads from the power supply should be kept as short as possible to minimize capacitance and inductance. The OPx177 has a settling time of about 45 µs to 0.01% (1 mV) with a 10 V step applied to the input in a noninverting unity gain.

OVERLOAD RECOVERY TIME

Overload recovery is defined as the time it takes the output voltage of an amplifier to recover from a saturated condition to its linear response region. A common example is one in which the output voltage demanded by the transfer function of the circuit lies beyond the maximum output voltage capability of the amplifier. A 10 V input applied to an amplifier in a closed-loop gain of 2 demands an output voltage of 20 V. This is beyond the output voltage range of the OPx177 when operating at ±15 V supplies and forces the output into saturation.

Recovery time is important in many applications, particularly where the operational amplifier must amplify small signals in the presence of large transient voltages.




Figure 54. Test Circuit for Overload Recovery Time

Figure 18 shows the positive overload recovery time of the OP1177. The output recovers in less than 4 μs after being overdriven by more than 100%.

The negative overload recovery of the OP1177 is 1.4 μs, as seen in Figure 19.

THD + NOISE

The OPx177 has very low total harmonic distortion. This indicates excellent gain linearity and makes the OPx177 a great choice for high closed-loop gain precision circuits.

Figure 55 shows that the OPx177 has approximately 0.00025% distortion in unity gain, the worst-case configuration for distortion.




Figure 55. THD + N vs. Frequency

CAPACITIVE LOAD DRIVE

OPx177 is inherently stable at all gains and capable of driving large capacitive loads without oscillation. With no external compensation, the OPx177 safely drives capacitive loads up to 1000 pF in any configuration. As with virtually any amplifier, driving larger capacitive loads in unity gain requires additional circuitry to assure stability.

In this case, a snubber network is used to prevent oscillation and reduce the amount of overshoot. A significant advantage of this method is that it does not reduce the output swing because the Resistor R_s is not inside the feedback loop.

Figure 56 is a scope shot of the output of the OPx177 in response to a 400 mV pulse. The load capacitance is 2 nF. The circuit is configured in positive unity gain, the worst-case condition for stability.

As shown in Figure 58, placing an R-C network parallel to the load capacitance (C_L) allows the amplifier to drive higher values of C_L without causing oscillation or excessive overshoot.

There is no ringing, and overshoot is reduced from 27% to 5% using the snubber network.

Optimum values for R_s and C_s are tabulated in Table 5 for several capacitive loads, up to 200 nF. Values for other capacitive loads can be determined experimentally.

Table 5. Optimum Values for Capacitive Loads

C_L	R_s	C_s
10 nF	20 Ω	0.33 μF
50 nF	30 Ω	6.8 nF
200 nF	200 Ω	0.47 μF




Figure 56. Capacitive Load Drive Without Snubber




Figure 57. Capacitive Load Drive with Snubber




Figure 58. Snubber Network Configuration

Caution: The snubber technique cannot recover the loss of bandwidth induced by large capacitive loads.

STRAY INPUT CAPACITANCE COMPENSATION

The effective input capacitance in an operational amplifier circuit (C_t) consists of three components. These are the internal differential capacitance between the input terminals, the internal common-mode capacitance of each input to ground, and the external capacitance including parasitic capacitance. In the circuit in Figure 59, the closed-loop gain increases as the signal frequency increases.

The transfer function of the circuit is

$$1 + \frac{R2}{R1} (1 + sC_t R1)$$

indicating a zero at

$$s = \frac{R2 + R1}{R2 R1 C_t} = \frac{1}{2\pi (R1/R2) C_t}$$

Depending on the value of $R1$ and $R2$, the cutoff frequency of the closed-loop gain can be well below the crossover frequency. In this case, the phase margin (Φ_M) can be severely degraded, resulting in excessive ringing or even oscillation.

A simple way to overcome this problem is to insert a capacitor in the feedback path, as shown in Figure 60.

The resulting pole can be positioned to adjust the phase margin.

Setting $C_f = (R1/R2) C_t$ achieves a phase margin of 90°.




Figure 59. Stray Input Capacitance




Figure 60. Compensation Using Feedback Capacitor

REDUCING ELECTROMAGNETIC INTERFERENCE

A number of methods can be utilized to reduce the effects of EMI on amplifier circuits.

In one method, stray signals on either input are coupled to the opposite input of the amplifier. The result is that the signal is rejected according to the CMRR of the amplifier.

This is usually achieved by inserting a capacitor between the inputs of the amplifier, as shown in Figure 61. However, this method can also cause instability, depending on the value of capacitance.




Figure 61. EMI Reduction

Placing a resistor in series with the capacitor (see Figure 62) increases the dc loop gain and reduces the output error.

Positioning the breakpoint (introduced by R-C) below the secondary pole of the operational amplifier improves the phase margin and, therefore, stability.

R can be chosen independently of C for a specific phase margin according to the formula

$$R = \frac{R2}{a(jf_2)} - \left(1 + \frac{R2}{R1}\right)$$

where:

a is the open-loop gain of the amplifier.

f₂ is the frequency at which the phase of a = Φ_M - 180°.




Figure 62. Compensation Using Input R-C Network

PROPER BOARD LAYOUT

The OPx177 is a high precision device. To ensure optimum performance at the PCB level, care must be taken in the design of the board layout.

To avoid leakage currents, the surface of the board should be kept clean and free of moisture. Coating the surface creates a barrier to moisture accumulation and helps reduce parasitic resistance on the board.

Keeping supply traces short and properly bypassing the power supplies minimizes power supply disturbances due to output current variation, such as when driving an ac signal into a heavy load. Bypass capacitors should be connected as closely as possible to the device supply pins. Stray capacitances are a concern at the outputs and the inputs of the amplifier. It is recommended that signal traces be kept at least 5 mm from supply lines to minimize coupling.

A variation in temperature across the PCB can cause a mismatch in the Seebeck voltages at solder joints and other points where dissimilar metals are in contact, resulting in thermal voltage errors. To minimize these thermocouple effects, orient resistors so heat sources warm both ends equally. Input signal paths should contain matching numbers and types of components, where possible to match the number and type of thermocouple junctions. For example, dummy components such as zero value resistors can be used to match real resistors in the opposite input path. Matching components should be located in close proximity and should be oriented in the same manner. Ensure leads are of equal length so that thermal conduction is in equilibrium. Keep heat sources on the PCB as far away from amplifier input circuitry as is practical.

The use of a ground plane is highly recommended. A ground plane reduces EMI noise and also helps to maintain a constant temperature across the circuit board.

DIFFERENCE AMPLIFIERS

Difference amplifiers are used in high accuracy circuits to improve the common-mode rejection ratio (CMRR).




Figure 63. Difference Amplifier

02627-063

In the single instrumentation amplifier (see Figure 63), where

$$\frac{R4}{R3} = \frac{R2}{R1}$$

$$V_o = \frac{R2}{R1}(V_2 - V_1)$$

a mismatch between the ratio R2/R1 and R4/R3 causes the common-mode rejection ratio to be reduced.

To better understand this effect, consider that, by definition,

$$CMRR = \frac{A_{DM}}{A_{CM}}$$

where ADM is the differential gain and ACM is the common-mode gain.

$$A_{DM} = \frac{V_o}{V_{DIFF}} \text{ and } A_{CM} = \frac{V_o}{V_{CM}}$$

$$V_{DIFF} = V_1 - V_2 \text{ and } V_{CM} = \frac{1}{2}(V_1 + V_2)$$

For this circuit to act as a difference amplifier, its output must be proportional to the differential input signal.

From Figure 63,

$$V_o = -\left(\frac{R2}{R1}\right)V_1 + \left[\frac{\left(1 + \frac{R2}{R1}\right)}{\left(1 + \frac{R3}{R4}\right)}\right]V_2$$

Arranging terms and combining the previous equations yields

$$CMRR = \frac{R4R1 + R3R2 + 2R4R2}{2R4R1 - 2R2R3} \tag{1}$$

The sensitivity of CMRR with respect to the R1 is obtained by taking the derivative of CMRR, in Equation 1, with respect to R1.

$$\frac{\delta CMRR}{\delta R1} = \frac{\delta}{\delta R1} \left(\frac{R1R4}{2R1R4 - 2R2R3} + \frac{2R2R4 + R2R3}{2R1R4 - 2R2R3} \right)$$

$$\frac{\delta CMRR}{\delta R1} = \frac{1}{2 - \frac{(2R2R3)}{R1R4}}$$

Assuming that

$$R1 \approx R2 \approx R3 \approx R4 \approx R$$

and

$$R(1 - \delta) < R1, R2, R3, R4 < R(1 + \delta)$$

the worst-case CMRR error arises when

$$R1 = R4 = R(1 + \delta) \text{ and } R2 = R3 = R(1 - \delta)$$

Plugging these values into Equation 1 yields

$$CMRR_{MIN} \cong \left| \frac{1}{2\delta} \right|$$

where δ is the tolerance of the resistors.

Lower tolerance value resistors result in higher common-mode rejection (up to the CMRR of the operational amplifier).

Using 5% tolerance resistors, the highest CMRR that can be guaranteed is 20 dB. Alternatively, using 0.1% tolerance resistors results in a common-mode rejection ratio of at least 54 dB (assuming that the operational amplifier CMRR \times 54 dB).

With the CMRR of OPx177 at 120 dB minimum, the resistor match is the limiting factor in most circuits. A trimming resistor can be used to further improve resistor matching and CMRR of the difference amplifier circuit.

A HIGH ACCURACY THERMOCOUPLE AMPLIFIER

A thermocouple consists of two dissimilar metal wires placed in contact. The dissimilar metals produce a voltage

$$V_{TC} = \alpha(T_J - T_R)$$

where:

T_J is the temperature at the measurement of the hot junction.

T_R is the temperature at the cold junction.

α is the Seebeck coefficient specific to the dissimilar metals used in the thermocouple.

V_{TC} is the thermocouple voltage and becomes larger with increasing temperature.

Maximum measurement accuracy requires cold junction compensation of the thermocouple. To perform the cold junction compensation, apply a copper wire short across the terminating junctions (inside the isothermal block) simulating a 0°C point. Adjust the output voltage to zero using the R5 trimming resistor, and remove the copper wire.

The OPx177 is an ideal amplifier for thermocouple circuits because it has a very low offset voltage, excellent PSRR and CMRR, and low noise at low frequencies.

It can be used to create a thermocouple circuit with great linearity. Resistor R1, Resistor R2, and Diode D1, shown in Figure 64, are mounted in an isothermal block.




Figure 64. Type K Thermocouple Amplifier Circuit

LOW POWER LINEARIZED RTD

A common application for a single element varying bridge is an RTD thermometer amplifier, as shown in Figure 65. The excitation is delivered to the bridge by a 2.5 V reference applied at the top of the bridge.

RTDs may have thermal resistance as high as 0.5°C to 0.8°C per mW. To minimize errors due to resistor drift, the current through each leg of the bridge must be kept low. In this circuit, the amplifier supply current flows through the bridge. However, at the OPx177 maximum supply current of 600 µA, the RTD dissipates less than 0.1 mW of power, even at the highest resistance. Errors due to power dissipation in the bridge are kept under 0.1°C.

Calibration of the bridge is made at the minimum value of temperature to be measured by adjusting R_P until the output is zero.

To calibrate the output span, set the full-scale and linearity potentiometers to midpoint and apply a 500°C temperature to the sensor or substitute the equivalent 500°C RTD resistance.

Adjust the full-scale potentiometer for a 5 V output. Finally, apply 250°C or the equivalent RTD resistance and adjust the linearity potentiometer for 2.5 V output. The circuit achieves better than $\pm 0.5^\circ\text{C}$ accuracy after adjustment.




Figure 65. Low Power Linearized RTD Circuit

SINGLE OPERATIONAL AMPLIFIER BRIDGE

The low input offset voltage drift of the OP1177 makes it very effective for bridge amplifier circuits used in RTD signal conditioning. It is often more economical to use a single bridge operational amplifier as opposed to an instrumentation amplifier.

In the circuit shown in Figure 66, the output voltage at the operational amplifier is

$$V_O = \frac{R2}{R} \left[V_{REF} \left(\frac{\delta}{\frac{R1}{R} + \left(1 + \frac{R1}{R2}\right)(1 + \delta)} \right) \right]$$

where $\delta = \Delta R/R$ is the fractional deviation of the RTD resistance with respect to the bridge resistance due to the change in temperature at the RTD.

For $\delta \ll 1$, the preceding expression becomes

$$V_O \cong \left(\frac{R2}{R} \right) V_{REF} \left(\frac{\delta}{1 + \frac{R1}{R} + \frac{R1}{R2}} \right) = \left[\left(\frac{R2}{R} \right) \left(1 + \frac{R1}{R2} \right) + \left(\frac{R1}{R2} \right) \right] V_{REF} \delta$$

With V_{REF} constant, the output voltage is linearly proportional to δ with a gain factor of

$$V_{REF} \left(\frac{R2}{R} \right) \left[\left(1 + \frac{R1}{R2} \right) + \left(\frac{R1}{R2} \right) \right]$$




Figure 66. Single Bridge Amplifier

REALIZATION OF ACTIVE FILTERS

BAND-PASS KRC OR SALLEN-KEY FILTER

The low offset voltage and the high CMRR of the OPx177 make it an excellent choice for precision filters, such as the band-pass KRC filter shown in Figure 67. This filter type offers the capability to tune the gain and the cutoff frequency independently.

Because the common-mode voltage into the amplifier varies with the input signal in the KRC filter circuit, a high CMRR is required to minimize distortion. Also, the low offset voltage of the OPx177 allows a wider dynamic range when the circuit gain is chosen to be high.

The circuit of Figure 67 consists of two stages. The first stage is a simple high-pass filter where the corner frequency (f_c) is

$$\frac{1}{2\pi\sqrt{C1C2R1R2}} \tag{2}$$

and

$$Q = K\sqrt{\frac{R1}{R2}} \tag{3}$$

where K is the dc gain.

Choosing equal capacitor values minimizes the sensitivity and simplifies Equation 2 to

$$\frac{1}{2\pi C\sqrt{R1R2}}$$

The value of Q determines the peaking of the gain vs. frequency (ringing in transient response). Commonly chosen values for Q are generally near unity.

Setting $Q = \frac{1}{\sqrt{2}}$ yields minimum gain peaking and minimum ringing. Determine values for $R1$ and $R2$ by using Equation 3.

For $Q = \frac{1}{\sqrt{2}}$, $R1/R2 = 2$ in the circuit example. Select $R1 =$

5 k Ω and $R2 = 10$ k Ω for simplicity.

The second stage is a low-pass filter where the corner frequency can be determined in a similar fashion. For $R3 = R4 = R$

$$f_c = \frac{1}{2\pi R\sqrt{\frac{C3}{C4}}} \text{ and } Q = \frac{1}{2}\sqrt{\frac{C3}{C4}}$$

CHANNEL SEPARATION

Multiple amplifiers on a single die are often required to reject any signals originating from the inputs or outputs of adjacent channels. OP2177 input and bias circuitry is designed to prevent feedthrough of signals from one amplifier channel to the other. As a result, the OP2177 has an impressive channel separation of greater than -120 dB for frequencies up to 100 kHz and greater than -115 dB for signals up to 1 MHz.




Figure 67. Two-Stage, Band-Pass KRC Filter





Figure 68. Channel Separation Test Circuit

REFERENCES ON NOISE DYNAMICS AND FLICKER NOISE

S. Franco, *Design with Operational Amplifiers and Analog Integrated Circuits*. McGraw-Hill, 1998.

Analog Devices, Inc., *The Best of Analog Dialogue, 1967 to 1991*. Analog Devices, Inc., 1991.

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 69. 8-Lead Standard Small Outline Package [SOIC_N]
 Narrow Body
 (R-8)

Dimensions shown in millimeters and (inches)

012407-A




COMPLIANT TO JEDEC STANDARDS MS-012-AB
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 70. 14-Lead Standard Small Outline Package [SOIC_N]
 Narrow Body
 (R-14)


Dimensions shown in millimeters and (inches)

066105-A



COMPLIANT TO JEDEC STANDARDS MO-187-AA
 Figure 71. 8-Lead Mini Small Outline Package [MSOP]
 (RM-8)
 Dimensions shown in millimeters

10-07-2009-B



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1
 Figure 72. 14-Lead Thin Shrink Small Outline Package [TSSOP]
 (RU-14)
 Dimensions shown in millimeters

061908-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Marking Code
OP1177ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP1177ARZ-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP1177ARZ-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP1177ARM-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	AZA
OP1177ARMZ	-40°C to +125°C	8-Lead MSOP	RM-8	AZA
OP1177ARMZ-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	AZA
OP1177ARMZ-R7	-40°C to +125°C	8-Lead MSOP	RM-8	AZA
OP2177ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP2177ARZ-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP2177ARZ-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP2177CRZ ²	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP2177CRZ-REEL ⁷	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP2177ARMZ	-40°C to +125°C	8-Lead MSOP	RM-8	B2A
OP2177ARMZ-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	B2A
OP2177ARMZ-R7	-40°C to +125°C	8-Lead MSOP	RM-8	B2A
OP2177CRMZ ²	-40°C to +125°C	8-Lead MSOP	RM-8	A3L
OP2177CRMZ-REEL ²	-40°C to +125°C	8-Lead MSOP	RM-8	A3L
OP4177AR	-40°C to +125°C	14-Lead SOIC_N	R-14	
OP4177AR-REEL7	-40°C to +125°C	14-Lead SOIC_N	R-14	
OP4177ARZ	-40°C to +125°C	14-Lead SOIC_N	R-14	
OP4177ARZ-REEL	-40°C to +125°C	14-Lead SOIC_N	R-14	
OP4177ARZ-REEL7	-40°C to +125°C	14-Lead SOIC_N	R-14	
OP4177ARU	-40°C to +125°C	14-Lead TSSOP	RU-14	
OP4177ARU-REEL	-40°C to +125°C	14-Lead TSSOP	RU-14	
OP4177ARUZ	-40°C to +125°C	14-Lead TSSOP	RU-14	
OP4177ARUZ-REEL	-40°C to +125°C	14-Lead TSSOP	RU-14	

¹ Z = RoHS Compliant Part.

² C grade information can be found in PCN#18_0060.