■ FEATURES

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub-clock (up to 50 kHz: 100 kHz oscillation clock divided two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- · Built-in Clock Modulation circuit

• 16 Mbyte CPU memory space

· 24-bit internal addressing

• Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes(23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

• Instruction system compatible with high-level language (C language) and multitask

- · Employing system stack pointer
- Enhanced various pointer indirect instructions
- · Barrel shift instructions

Increased processing speed

• 4-byte instruction queue

Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 16 external interrupts are supported

Automatic data transfer function independent of CPU

- Expanded intelligent I/O service function (EI²OS): up to 16 channels
- DMA: up to 16 channels

• Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (time-base timer mode that is transferred from main clock mode)
- PLL timer mode (time-base timer mode that is transfered from PLL clock mode)
- Watch mode (a mode that operates sub clock and clock timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

Process

CMOS technology

• I/O port

- General-purpose input/output port (CMOS output)
 - 80 ports (devices without S-suffix)
 - 82 ports (devices with S-suffix)

(Continued)

Timer

- Time-base timer, clock timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit X 16 channels, or 16-bit X 8 channels
- 16-bit reload timer: 4 channels
- 16- bit input/output timer
 - 16-bit free run timer: 2 channel (FRT0: ICU 0/1/2/3, OCU 0/1/2/3, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
 - 16- bit input capture: (ICU): 8 channels
 - 16-bit output compare : (OCU) : 8 channels

• Full-CAN interface : up to 2 channels

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

• UART (LIN/SCI): up to 4 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available

• I²C interface* : up to 2 channels (devices with C-suffix only)

• Up to 400 Kbits/s transfer rate

• DTP/External interrupt : up to 16 channels, CAN wakeup : up to 2 channels

• Module for activation of expanded intelligent I/O service (EI2OS), DMA, and generation of external interrupt.

• Delay interrupt generator module

· Generates interrupt request for task switching.

• 8/10-bit A/D converter : 16/24 channels

- Resolution is selectable between 8-bit and 10-bit.
- · Activation by external trigger input is allowed.
- Conversion time: 3 μs (at 24-MHz machine clock, including sampling time)

Program patch function

Address matching detection for 6 address pointers.

• Internal voltage regulator

Supports 3 V MCU core, offering low EMI and low power consumption figures

• Programmable input levels

- Automotive/CMOS-Schmitt (initial level is Automotive in Single chip mode)
- TTL level (initial level for External bus mode)

• FLASH memory security function

Protects the content of FLASH memory (FLASH memory device only)

External bus interface

Clock monitor function

*: I2C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP

Part Number Parameter	MB90F342A(S), MB90F342CA(S), MB90F343A(S)*1, MB90F343CA(S)*1, MB90F345A(S), MB90F345CA(S), MB90F346A(S), MB90F346CA(S), MB90F347A(S), MB90F347CA(S), MB90F349A(S), MB90F349CA(S), MB90341A(S)*1, MB90341CA(S)*1, MB90342CA(S)*1, MB90346A(S), MB90346CA(S), MB90347CA(S), MB90348A(S)*1, MB90348CA(S)*1, MB90349A(S)*1, MB90349CA(S)*1	MB90V340A-101/102					
CPU	F ² MC-16LX CPU						
System clock	On-chip PLL clock multiplier (\times 1, \times 2, \times 3, \times 4, \times 6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (4 MHz osc. PLL \times 6)						
ROM	MASK ROM, Flash memory 512 Kbytes: MB90F345A(S), MB90F345CA(S) 384 Kbytes: MB90F343A(S), MB90F343CA(S) 256 Kbytes: MB90F342A(S), MB90F342CA(S), MB90F349A(S),	External					
RAM	20 Kbytes: MB90F343A(S), MB90F343CA(S), MB90F345A(S), MB90F345CA(S) 16 Kbytes: MB90F342A(S), MB90F342CA(S), MB90F349A(S), MB90F349CA(S), MB90341CA(S), MB90342A(S), MB90342CA(S), MB90342CA(S), MB90348A(S), MB90348CA(S), MB90349A(S), MB90349CA(S) 6 Kbytes: MB90F347A(S), MB90F347CA(S), MB90347CA(S), MB90347CA(S) 2 Kbytes: MB90F346A(S), MB90F346CA(S), MB90346A(S), MB90346CA(S)	30 Kbytes					
Emulator-specific power supply*2	_	Yes					
Technology	0.35 μm CMOS with regulator for internal power supply + Flash memory with Charge pump for programming voltage	0.35 μm CMOS with regulator for internal power supply					
Operating voltage range	3.5 V - 5.5 V : at normal operating (not using A/D converter) 4.0 V - 5.5 V : at using A/D converter/Flash programming 4.5 V - 5.5 V : at using external bus	5 V ± 10%					
Temperature range	−40 °C to +105 °C	_					
Package	QFP-100, LQFP-100	PGA-299					
UART	4 channels 5 channels Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device						
I ² C (400 Kbps)	devices with 'C'-suffix : 2ch devices without 'C'-suffix : —	2 channels					

Part Number Parameter	MB90F342A(S), MB90F342CA(S), MB90F343A(S)*1, MB90F343CA(S)*1, MB90F345A(S), MB90F345CA(S), MB90F346A(S), MB90F346CA(S), MB90F347A(S), MB90F347CA(S), MB90F349A(S), MB90F349CA(S), MB90341A(S)*1, MB90341CA(S)*1, MB90342A(S)*1, MB90342CA(S)*1, MB90346A(S), MB90346CA(S), MB90347A(S), MB90347CA(S), MB90348A(S)*1, MB90348CA(S)*1, MB90349A(S)*1, MB90349CA(S)*1	MB90V340A-101/102					
A/D	devices with 'C'-suffix : 24ch devices without 'C'-suffix : 16ch	24 input channels					
Converter	10-bit or 8-bit resolution Conversion time: Min 3 μs include sample time (per one channel)						
16-bit Reload Timer (4 channels)	Operation clock frequency: fsys/21, fsys/23, fsys/25 (fsys = Machine of Supports External Event Count function	clock frequency)					
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing Supports Timer Clear when a match with Output Compare (Channel Operation clock freq. : fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fs (fsys = Machine clock freq.) I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1/2/3, OCU 0/1/1/1/1/1/2 (Clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/1/2 (Clock input FRCK1)	sys/2 ⁶ , fsys/2 ⁷ 1/2/3					
16-bit Output Compare (8 channels)		Signals an interrupt when 16-bit I/O Timer match output compare registers. A pair of compare registers can be used to generate an output signal.					
16-bit Input Capture (8 channels)	Rising edge, falling edge or rising & falling edge sensitive Signals an interrupt upon external event						
8/16-bit Programmable Pulse Generator (8 channels)	Supports 8-bit and 16-bit operation modes Sixteen 8-bit reload counters Sixteen 8-bit reload registers for L pulse width Sixteen 8-bit reload registers for H pulse width A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operation clock freq.: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
	2 channels: MB90F342A(S), MB90F342CA(S), MB90F345A(S), MB90F345CA(S), MB90341A(S), MB90341CA(S), MB90342A(S), MB90342CA(S) 1 channel: MB90F346A(S), MB90F346CA(S), MB90F347A(S), MB90F347CA(S), MB90F349A(S), MB90F349CA(S), MB90346A(S), MB90346CA(S), MB90347A(S), MB90347CA(S), MB90348A(S), MB90348CA(S), MB90349A(S), MB90349CA(S)						
CAN Interface Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps							

Part Number Parameter	MB90F342A(S), MB90F342CA(S), MB90F343A(S)*1, MB90F343CA(S)*1, MB90F345A(S), MB90F345CA(S), MB90F346A(S), MB90F346CA(S), MB90F347A(S), MB90F347CA(S), MB90F349A(S), MB90F349CA(S), MB90341A(S)*1, MB90341CA(S)*1, MB90342A(S)*1, MB90342CA(S)*1, MB90346A(S), MB90346CA(S), MB90347A(S), MB90347CA(S), MB90348A(S)*1, MB90348CA(S)*1, MB90349A(S)*1, MB90349CA(S)*1	MB90V340A-101/102				
External Interrupt (16 channels)	Can be used rising edge, falling edge, starting up by H/L level input, e expanded inteligent I/O services (EI ² OS) and DMA	external interrupt,				
D/A converter	_	2 channels				
Up to100 kHz Subclock for low power operation	without subclock : devices with 'S'-suffix or MB90V340A-101 with subclock : devices without 'S'-suffix or MB90V340A-102					
I/O Ports	Virtually all external pins can be used as general purpose I/O port All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable in pin-wise of 8 as CMOS schmitt trigger/ automotive inputs (default) TTL input level settable for external bus (32-pin only for external bus)					
Flash Memory	Supports automatic programming, Embedded Algorithm ^{TM*3} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (except for MB90F346A(S) and MB90F346CA (S))	_				


^{*1:} These devices are under development.


^{*2:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

^{*3:} Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.


■ PIN ASSIGNMENTS

MB90V340A-101/MB90V340A-102







MB90F342A(S) / MB90F343A(S) / MB90F345A(S) / MB90F346A(S) / MB90F347A(S) / MB90F349A(S) / MB90341A(S) / MB90342A(S) / MB90346A(S) / MB90347A(S) / MB90348A(S) / MB90349A(S)




Continueu)



MB90F342CA(S) / MB90F343CA(S) / MB90F345CA(S) / MB90F346CA(S) / MB90F347CA(S) / MB90F349CA(S) / MB90341CA(S) / MB90342CA(S) / MB90346CA(S) / MB90349CA(S)





■ PIN DESCRIPTION

Pin No.		D:	Circuit	Function		
LQFP100*2	QFP100*1	Pin name	type	Function		
90	92	X1	А	Oscillation output		
91	93	X0	ζ	Oscillation input		
52	54	RST	Е	Reset input		
75	77 . 04	P00 to P07	•	General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
75 to 82	77 to 84	AD00 to AD07	G	I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.		
		INT8 to INT15		External interrupt request input pins for INT8 to INT15.		
00	05	P10	0	General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
83	85	AD08	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.		
		TIN1		Event input pin for the reload timer 1		
		P11		General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
84	86 AD09	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.			
		TOT1		Output pin for the reload timer 1		
		P12		P12		General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
85	87	AD10	N	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.		
		SIN3		Serial data input pin for UART3		
		INT11R		External interrupt request input pin for INT11		
	88	P13	•	General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
86		AD11	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.		
		SOT3		Serial data output pin for UART3		
0.7		P14	•	General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
87	89	AD12	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.		
		SCK3		Clock I/O pin for UART3		

Pin No.		Dia Circuit	Circuit			
LQFP100*2	QFP100*1	Pin name	type	Function		
00	P15			General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
92	94	AD13	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.		
		SIN4		Serial data input pin for UART4 (EVA devices)		
00	0.5	P16		General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
93	95	AD14	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.		
		SOT4		Serial data output pin for UART4 (EVA devices)		
0.4	00	P17		General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
94	96	AD15	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.		
		SCK4		Clock I/O pin for UART4 (EVA devices only)		
				General purpose I/O. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.		
95 to 98	97 to 100	A16 to A19	G	Output pins for A16 to A19 of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).		
		PPG9,PPGB, PPGD,PPGF		Output pins for PPGs		
		P24 to P27		General purpose I/O. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.		
99 to 2	1 to 4	A20 to A23	G	Output pins for A20 to A23 of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).		
		IN0 to IN3		Data sample input pins for input captures ICU0 to ICU3		
	-	P30	6	General purpose I/O.The register can be set to select whether to use a pull-up resistor.This function is enabled in single-chip mode.		
3	5	ALE	G	Address latch enable output pin. This function is enabled when the external bus is enabled.		
		IN4		Data sample input pin for input capture ICU4		

Pin No.		D'	Circuit	Function		
LQFP100*2	QFP100*1	Pin name	type	Function		
4				General purpose I/O.The register can be set to select whether to use a pull-up resistor.This function is enabled in single-chip mode.		
4	6	RD	G	Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.		
		IN5		Data sample input pin for input capture ICU5		
		P32		General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the $\overline{\text{WR}/\text{WRL}}$ pin output disabled.		
5 7		WRL / WR	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR/WRL}$ pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access while \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access.		
		RX2		RX input pin for CAN2 Interface (EVA devices)		
		INT10R		External interrupt request input pin for INT10		
		P33	G	General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the $\overline{\text{WRH}}$ pin output disabled.		
6 8	8	WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.		
		TX2		TX Output pin for CAN2 (EVA devices)		
_	Р			General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.		
7	9	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.		
		OUT4		Waveform output pin for output compare OCU4		
	P35			General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.		
8 10	10	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.		
		OUT5		Waveform output pin for output compare OCU6		
	11	P36		General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.		
9		RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.		
		OUT6		Waveform output pin for output compare OCU5		

Pin	Pin No.		Circuit			
LQFP100*2	QFP100*1	Pin name	type	Function		
40	10	P37		General purpose I/O. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.		
10	12	CLK	G	CLK output pin. This function is enabled when both the external bus and CLK output are enabled.		
		OUT7		Waveform output pin for output compare OCU7		
11 12	12 14	P40, P41	F	General purpose I/O (devices with S-suffix or MB90V340A-101)		
11, 12	13, 14	X0A , X1A	В	Oscillator input pins for sub-clock (devices without S-suffix or MB90V340A-102)		
		P42		General purpose I/O		
		IN6		Data sample input pin for input capture ICU6		
16	18	RX1	F	RX input pin for CAN1 Interface (MB90F342A/F343A/F345A/341A/342A only)		
		INT9R		External interrupt request input pin for INT9		
		P43		General purpose I/O		
17	19	IN7	F	Data sample input pin for input capture ICU7		
''	13	TX1	'	TX Output pin for CAN1 (MB90F342A/F343A/F345A/341A/342A only)		
		P44		General purpose I/O		
18	20	SDA0	Н	Serial data I/O pin for I ² C 0 (devices with C-suffix)		
		FRCK0		Input for the 16-bit I/O Timer 0		
		P45		General purpose I/O		
19	9 21 SCL0	Н	Serial clock I/O pin for I ² C 0 (devices with C-suffix)			
		FRCK1		Input for the 16-bit I/O Timer 1		
20	22	P46	Н	General purpose I/O		
20	22	SDA1	''	Serial data I/O pin for I ² C 1 (devices with C-suffix)		
21	23	P47	Н	General purpose I/O		
21	20	SCL1		Serial clock I/O pin for I ² C 1 (devices with C-suffix)		
		P50		General purpose I/O		
22	24	AN8	0	Analog input pin for the A/D converter		
		SIN2		Serial data input pin for UART2		
		P51		General purpose I/O		
23	23 25		I	Analog input pin for the A/D converter		
		SOT2		Serial data output pin for UART2		
		P52		General purpose I/O		
24	26	AN10	ı	Analog input pin for the A/D converter		
		SCK2		Clock I/O pin for UART2		

Pin	Pin No.		Circuit		
LQFP100*2	QFP100*1	Pin name	type	Function	
		P53		General purpose I/O	
25	27	AN11	1	Analog input pin for the A/D converter	
		TIN3		Event input pin for the reload timers 3	
		P54		General purpose I/O	
26	28	AN12	I	Analog input pin for the A/D converter	
		ТОТ3		Output pin for the reload timer 3	
27	29	P55	ı	General purpose I/O	
21	29	AN13	'	Analog input pin for the A/D converter	
		P56 to P57		General purpose I/O	
28, 29	30, 31	AN14 to AN15	J	Analog input pin for the A/D converter	
		DA00 to DA01		D/A converter analog output pins (MB90V340 only)	
		P60 to P67		General purpose I/O	
34 to 41	36 to 43	AN0 to AN7	ı	Analog input pins for the A/D converter	
	00.10	PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs	
40.140	45 (. 50	P70 to P77		General purpose I/O	
43 to 48, 53, 54	45 to 50, 55, 56	AN16 to AN23	1	Analog input pins for the A/D converter (devices with C-suffix)	
00,01	00, 00	INT0 to INT7		External interrupt request input pins for INT0 to INT7	
		P80		General purpose I/O	
55	57	TIN0	F	Event input pin for the reload timers 0	
33	31	ADTG	1 「	Trigger input pin for the A/D converter	
		INT12R		External interrupt request input pin for INT12	
		P81		General purpose I/O	
56	58	TOT0	F	Output pin for the reload timer 0	
00	00	СКОТ	·	Output pin for the clock monitor	
		INT13R		External interrupt request input pin for INT13	
		P82		General purpose I/O	
57	59	SIN0	М	Serial data input pin for UART0	
01	33	TIN2	IVI	Event input pin for the reload timers 2	
		INT14R		External interrupt request input pin for INT14	
		P83		General purpose I/O	
58	60	SOT0	F	Serial data output pin for UART0	
		TOT2		Output pin for the reload timer 2	
		P84		General purpose I/O	
59	61	SCK0	F	Clock I/O pin for UART0	
		INT15R		External interrupt request input pin for INT15	

(Continued)


Pin No.			Circuit	
LQFP100*2	QFP100*1	Pin name	type	Function
00	00	P85	N.4	General purpose I/O
60	62	SIN1	М	Serial data input pin for UART1
61	63	P86	F	General purpose I/O
61	03	SOT1	Г	Serial data output pin for UART1
62	64	P87	F	General purpose I/O
02	04	SCK1	Г	Clock I/O pin for UART1
65 to 68	67 to 70	P90 to P93	F	General purpose I/O
63 10 66	67 10 70	PPG1, 3, 5, 7	Г	Output pins for PPGs
		P94 to P97		General purpose I/O
69 to 72	71 to 74	OUT0 to OUT3	F	Waveform output pins for output compares OCU0 to OCU3. This function is enabled when the OCU enables waveform output.
		PA0		General purpose I/O
73	75	RX0	F	RX input pin for CAN0 Interface
		INT8R		External interrupt request input pin for INT8
74	76	PA1	F	General purpose I/O
74	70	TX0	Г	TX Output pin for CAN0
30	32	AVcc	K	Vcc power input pin for analog circuits
31	33	AVRH	L	Reference voltage input for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.
32	34	AVRL	K	Lower reference voltage input for the A/D Converter
33	35	AVss	K	Vss power input pin for analog circuits
50, 51	52, 53	MD1, MD0	С	Input pins for specifying the operating mode.
49	51	MD2	D	Input pin for specifying the operating mode.
13 63 88	15 65 90	Vcc	_	Power (3.5 V to 5.5 V) input pins
14 42 64 89	16 44 66 91	Vss	_	Power (0V) input pins
15	17	С	К	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor.

*1 : FPT-100P-M06


*2: FPT-100P-M05

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
Α	X1 Xout X0 Standby control signal	Oscillation circuit • High-speed oscillation feedback resistor = approx. 1 MΩ
В	X1A Xout X0A Standby control signal	Oscillation circuit • Low-speed oscillation feedback resistor = approx. 10 MΩ
С	R Hysteresis inputs	Mask ROM and EVA device: • CMOS Hysteresis input pin Flash device: • CMOS input pin
D	R Hysteresis inputs Pull-down Resistor	Mask ROM and EVA device: • CMOS Hysteresis input pin • Pull-down resistor valule: approx. 50 kΩ Flash device: • CMOS input pin • No Pull-down
E	Pull-up Resistor Hysteresis inputs	CMOS Hysteresis input pin • Pull-up resistor valule: approx. 50 kΩ



Туре	Circuit	Remarks
I	Pout Nout Hysteresis inputs Automotive inputs Standby control for input shutdown Analog input	 CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input
J	Nout Hysteresis inputs Automotive inputs Standby control for input shutdown Analog input Analog output	 CMOS level output (IoL = 4 mA, IoH = -4 mA) D/A analg output CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input
К		Power supply input protection circuit
L	ANE AVR ANE	A/D converter reference voltage power supply input pin, with the protection circuit Flash devices do not have a protection circuit against Vcc for pin AVRH (Continued)



■ HANDLING DEVICES

Special care is required for the following when handling the device :

- · Preventing latch-up
- Treatment of unused pins
- Using external clock
- · Precautions for when not using a sub clock signal
- · Notes on during operation of PLL clock mode
- Power supply pins (Vcc/Vss)
- Pull-up/down resistors
- · Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- Connection of Unused Pins of A/D Converter
- · Notes on Energization
- Stabilization of power supply voltage
- Initialization
- Port0 to port3 output during Power-on(External-bus mode)
- Notes on using CAN Function
- · Flash security Function

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.


2. Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \text{ k}\Omega$.

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal


If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

6. Power supply pins (Vcc/Vss)

- If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected the inside of the device to prevent such malfunctioning as latch up.
 - To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.
- Connect Vcc and Vss to the device from the current supply source at a low impedance.
- As a measure against power supply noise, connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss in the vicinity of Vcc and Vss pins of the device



7. Pull-up/down resistors

The MB90340 Series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with a ground area for stabilizing the operation.

9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN23) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable) .

10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = AVRL = Vss.

11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more μs (0.2 V to 2.7 V)

12. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the specified V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized.


For reference, the supply voltage should be controlled so that Vcc ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard Vcc supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in External-Bus mode, in spite of reset inpu, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



15. Notes on using CAN Function

To use CAN function, please set '1' to DIRECT bit of CAN Direct Mode Register (CDMR). If DIRECT bit is set to '0' (initial value), wait states will be performed when accessing CAN registers. Please refer to Hardware Manual of MB90340 series for detail of CAN Direct Mode Register.

16. Flash security Function (except for MB90F346A)

The security bit is located in the area of the flash memory.

If protection code 01H is written in the security bit, the flash memory is in the protected state by security.


Therefore please do not write 01H in this address if you do not use the security function.

Please refer to following table for the address of the security bit.


	Flash memory size	Address for security bit
MB90F347 MMB90F347A	Embedded 1 Mbit Flash Memory	FE0001н
MB90F342A MB90F349A	Embedded 2 Mbit Flash Memory	FC0001н
MB90F343A	Embedded 3 Mbit Flash Memory	F90001 _H
MB90F345A	Embedded 4 Mbit Flash Memory	F80001н

■ BLOCK DIAGRAMS

MB90V340A-101/102




MB90F342A(S), MB90F342CA(S), MB90F343A(S), MB90F343CA(S), MB90F345CA(S), MB90F345CA(S), MB90F346CA(S), MB90F346CA(S), MB90F347CA(S), MB90F349CA(S), MB90F349



■ MEMORY MAP

FFFFFH BONGES	FFF	FFFH BOLL/E		FFFFFFH	2011/251
FF0000H	′	ROM (F	F bank)	FF0000H	ROM (FF bank)
FEFFFFH	FEF	FFFH	5 h 1 \	FEFFFFH	DOM (EE trail)
FE0000H ROM (FE b	, I	ROM (F	,	FE0000H	ROM (FE bank)
FDFFFFH ROM (FD b	FDF	FFFH ROM (F		FDFFFFH	ROM (FD bank)
FD0000H		0000н		FD0000H	KOW (FD bank)
FCFFFFH ROM (FC b	FCF	FFFH ROM (F	C hank)	FCFFFFH	
FC0000H	FCC	0000н	· ·	FC0000H	/
FBFFFFH ROM (FB b		FFFH ROM (F	B hank)	FBFFFFH	ROM (FB bank)
FB0000H	FBC	0000н		FB0000н	rtom (r B barm)
FAFFFFH ROM (FA b		FFFH ROM (F	A bank)	FAFFFFH	ROM (FA bank)
FA0000H		н0000		FA0000H	
F9FFFH ROM (F9 b	pank) F9F	FFFH ROM (F	9 bank)	F9FFFFH	ROM (F9 bank)
F90000H		0000н	,	F90000н	, ,
F8FFFFH ROM (F8 b	pank) F8F	FFFH ROM (F	8 bank)	F8FFFFH	
F80000H	F80	0000н		F80000H	
00FFFH		External ac		00FFFFH	External access are
ROM 008000H (image of FF	hank)	(image of F		008000н	ROM (image of FF bank
007FFFH		FFFH (IIIIage of 1		008000H 007FFFH	(····age array
Periphei		Periph	neral	007900н	Peripheral
0078FFH	007	′900н		007900H	
			<		\rightarrow
	005	0FFH		0050FFH	
		OF TH		UUSUFFH	
RAM 30	K				
		RAM 2	0 K		RAM 20 K
000100н	000	100H External ac	cess area	000100н	external access are
0000EFH Peripher		0EFH Porink		0000EFн	Peripheral
000000н	000	000н	lorar	000000н	Tonphorai



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000_H and FFFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.

■ I/O MAP

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXX
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXX
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXX
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXX
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXX
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXX
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXX
ОАн	Port A data register	PDRA	R/W	Port A	XXXXXXX
0Вн	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111
0Сн	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111
0Дн	Port 7 Analog Input Enable Register	ADER7	R/W	Port 7, A/D	11111111
0Ен	Input level select register 0	ILSR0	R/W	Ports	XXXXXXX
0Fн	Input level select register 1	ILSR1	R/W	Ports	XXXX0XXX
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11н	Port 1 direction register	DDR1	R/W	Port 1	00000000
12н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13н	Port 3 direction register	DDR3	R/W	Port 3	00000000
14 H	Port 4 direction register	DDR4	R/W	Port 4	00000000
15н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16н	Port 6 direction register	DDR6	R/W	Port 6	00000000
17н	Port 7 direction register	DDR7	R/W	Port 7	00000000
18н	Port 8 direction register	DDR8	R/W	Port 8	00000000
19н	Port 9 direction register	DDR9	R/W	Port 9	00000000
1Ан	Port A direction register	DDRA	R/W	Port A	00000100
1Вн		Reserve	ed		
1Сн	Port 0 Pullup control register	PUCR0	R/W	Port 0	00000000
1Dн	Port 1 Pullup control register	PUCR1	R/W	Port 1	00000000
1Ен	Port 2 Pullup control register	PUCR2	R/W	Port 2	00000000
1 Fн	Port 3 Pullup control register	PUCR3	W, R/W	Port 3	00000000

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
20н	Serial Mode Register 0	SMR0	W,R/W		00000000
21н	Serial Control Register 0	SCR0	W,R/W		00000000
22н	Reception/Transmission Data Register 0	RDR0/ TDR0	R/W		00000000
23н	Serial Status Register 0	SSR0	R,R/W	UART0	00001000
24н	Extended Communication Control Register 0	ECCR0	R,W,R/ W	UARTU	000000XX
25н	Extended Status/Control Register 0	ESCR0	R/W		00000100
26н	Baud Rate generator Register 00	BGR00	R/W		00000000
27н	Baud Rate generator Register 01	BGR01	R/W		00000000
28н	Serial Mode Register 1	SMR1	W,R/W		00000000
29н	Serial Control Register 1	SCR1	W,R/W	UART1	00000000
2Ан	Reception/Transmission Data Register 1	RDR1/ TDR1	R/W		00000000
2Вн	Serial Status Register 1	SSR1	R,R/W		00001000
2Сн	Extended Communication Control Register 1	ECCR1	R,W, R/W		000000XX
2Dн	Extended Status/Control Register 1	ESCR1	R/W		00000100
2Ен	Baud Rate generator Register 10	BGR10	R/W		00000000
2Fн	Baud Rate generator Register 11	BGR11	R/W		00000000
30н	PPG 0 operation mode control register	PPGC0	W,R/W		0X000XX1
31н	PPG 1 operation mode control register	PPGC1	W,R/W	16-bit PPG 0/1	0X000001
32н	PPG 0/PPG 1 count clock select register	PPG01	R/W		000000X0
33н		Reserve	ed		
34н	PPG 2 operation mode control register	PPGC2	W,R/W		0X000XX1
35н	PPG 3 operation mode control register	PPGC3	W,R/W	16-bit PPG 2/3	0X000001
36н	PPG 2/PPG 3 count clock select register	PPG23	R/W		000000X0
37н		Reserve	ed		
38н	PPG 4 operation mode control register	PPGC4	W,R/W		0X000XX1
39н	PPG 5 operation mode control register	PPGC5	W,R/W	16-bit PPG 4/5	0X000001
ЗАн	PPG 4/PPG 5 clock select register	PPG45	R/W		000000X0
3Вн	Address detect control register 1	PACSR1	R/W	Address Match Detection 1	00000000
3Сн	PPG 6 operation mode control register	PPGC6	W,R/W		0X000XX1
3Dн	PPG 7 operation mode control register	PPGC7	W,R/W	16-bit PPG 6/7	0X000001
3Ен	PPG 6/PPG 7 count clock control register	PPG67	R/W		000000X0
3Fн		Reserve	ed		•

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
40н	PPG 8 operation mode control register	PPGC8	W,R/W		0X000XX1
41н	PPG 9 operation mode control register	PPGC9	W,R/W	16-bit PPG 8/9	0X000001
42н	PPG 8/PPG 9 count clock control register	PPG89	R/W		000000X0
43н	Reserved				
44н	PPG A operation mode control register	PPGCA	W,R/W		0X000XX1
45н	PPG B operation mode control register	PPGCB	W,R/W	16-bit PPG A/B	0X000001
46н	PPG A/PPG B count clock select register	PPGAB	R/W		000000X0
47н		Reserve	d		
48н	PPG C operation mode control register	PPGCC	W,R/W		0X000XX1
49н	PPG D operation mode control register	PPGCD	W,R/W	16-bit PPG C/D	0X000001
4Ан	PPG C/PPG D count clock select register	PPGCD	R/W		000000X0
4Вн		Reserve	d		
4Сн	PPG E operation mode control register	PPGCE	W,R/W		0X000XX1
4Dн	PPG F operation mode control register	PPGCF	W,R/W	16-bit PPG E/F	0X000001
4Ен	PPG E/PPG F count clock select register	PPGEF	R/W		000000X0
4F _H		Reserve	d		
50н	Input Capture Control Status 0/1	ICS01	R/W	Input Conturo 0/1	00000000
51н	Input Capture Edge 0/1	ICE01	R/W, R	Input Capture 0/1	XXX0X0XX
52н	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	00000000
53н	Input Capture Edge 2/3	ICE23	R	input Capture 2/3	XXXXXXX
54н	Input Capture Control Status 4/5	ICS45	R/W	Input Capture 4/5	00000000
55н	Input Capture Edge 4/5	ICE45	R	Input Capture 4/5	XXXXXXX
56н	Input Capture Control Status 6/7	ICS67	R/W	Input Capture 6/7	00000000
57н	Input Capture Edge 6/7	ICE67	R/W, R	input Capture 6/7	XXX000XX
58н	Output Compare Control Status 0	OCS0	R/W	Output Compare 0/1	0000XX00
59н	Output Compare Control Status 1	OCS1	R/W	Output Compare 0/1	0XX00000
5Ан	Output Compare Control Status 2	OCS2	R/W	Output Compare 2/3	0000XX00
5Вн	Output Compare Control Status 3	OCS3	R/W	Output Compare 2/3	0XX00000
5Сн	Output Compare Control Status 4	OCS4	R/W	Output Compare 4/5	0000XX00
5 D н	Output Compare Control Status 5	OCS5	R/W	Output Compare 4/5	0XX00000
5Ен	Output Compare Control Status 6	OCS6	R/W	Output Compare 6/7	0000XX00
5 Fн	Output Compare Control Status 7	OCS7	R/W	Output Compare 6/7	0XX00000

Address	Register	Abbrevia- tion	Access	Resource name	Initial value	
60н	Timer Control Status 0	TMCSR0	R/W	16 bit Doland Timer 0	00000000	
61н	Timer Control Status 0	TMCSR0	R/W	16-bit Reload Timer 0	XXXX0000	
62н	Timer Control Status 1	TMCSR1	R/W	16-bit Reload Timer 1	00000000	
63н	Timer Control Status 1	TMCSR1	R/W	To-bit Reload Timer 1	XXXX0000	
64н	Timer Control Status 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000	
65н	Timer Control Status 2	TMCSR2	R/W	To-bit Reload Timer 2	XXXX0000	
66н	Timer Control Status 3	TMCSR3	R/W	16 bit Doland Timer 2	00000000	
67н	Timer Control Status 3	TMCSR3	R/W	16-bit Reload Timer 3	XXXX0000	
68н	A/D Control Status 0	ADCS0	R/W		000XXXX00	
69н	A/D Control Status 1	ADCS1	R/W		0000000X	
6Ан	A/D Data 0	ADCR0	R	A/D Converter	00000000	
6Вн	A/D Data 1	ADCR1	R		XXXXXX00	
6Сн	ADC Setting 0	ADSR0	R/W		00000000	
6Dн	ADC Setting 1	ADSR1	R/W		00000000	
6Ен		Reserve	ed			
6 Fн	ROM Mirror Function Select	ROMM	W	ROM Mirror	XXXXXXX1	
70н to 8Fн	Reserved for CAN Interface 0/1. Refer to "■ CAN CONTROLLERS"					
90н to 9Ан		Reserve	ed			
9Вн	DMA Descriptor Channel Specified	DCSR	R/W		00000000	
9Сн	DMA Status L	DSRL	R/W	DMA	00000000	
9Dн	DMA Status H	DSRH	R/W		00000000	
9Ен	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000	
9Fн	Delayed Interrupt/release	DIRR	R/W	Delayed Interrupt	XXXXXXX0	
А0н	Low-power Mode Control Register	LPMCR	W,R/W	Low Power Control Circuit	00011000	
А1н	Clock Selection Register	CKSCR	R,R/W	Low Power Control Circuit	11111100	
А2н, А3н		Reserve	ed			
А4н	DMA Stop Status	DSSR	R/W	DMA	00000000	
А5 н	Automatic ready function select reg.	ARSR	W		0011XX00	
А6 н	External address output control reg.	HACR	W	External Memory Access	00000000	
А7н	Bus control signal selection register	ECSR	W	, 100000	0000000X	
А8н	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111	
А9н	Time Base Timer Control Register	TBTC	W,R/W	Time Base Timer	1XX00100	

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
ААн	Watch Timer Control register	WTC	R,R/W	Watch Timer	1X001000
АВн		Reserve	ed		1
АСн	DMA Enable L	DERL	R/W	DMA	00000000
ADн	DMA Enable H	DERH	R/W	DIVIA	00000000
АЕн	Flash Control Status (FlashDevices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000
AFн		Reserve	ed		
В0н	Interrupt control register 00	ICR00	W,R/W		00000111
В1н	Interrupt control register 01	ICR01	W,R/W		00000111
В2н	Interrupt control register 02	ICR02	W,R/W		00000111
ВЗн	Interrupt control register 03	ICR03	W,R/W		00000111
В4н	Interrupt control register 04	ICR04	W,R/W		00000111
В5н	Interrupt control register 05	ICR05	W,R/W	- Interrupt Control	00000111
В6н	Interrupt control register 06	ICR06	W,R/W		00000111
В7н	Interrupt control register 07	ICR07	W,R/W		00000111
В8н	Interrupt control register 08	ICR08	W,R/W		00000111
В9н	Interrupt control register 09	ICR09	W,R/W		00000111
ВАн	Interrupt control register 10	ICR10	W,R/W		00000111
ВВн	Interrupt control register 11	ICR11	W,R/W		00000111
ВСн	Interrupt control register 12	ICR12	W,R/W		00000111
ВОн	Interrupt control register 13	ICR13	W,R/W		00000111
ВЕн	Interrupt control register 14	ICR14	W,R/W		00000111
ВГн	Interrupt control register 15	ICR15	W,R/W		00000111
С0н	D/A Converter data 0	DAT0	R/W		XXXXXXX
С1н	D/A Converter data 1	DAT1	R/W	D/A Converter	XXXXXXX
С2н	D/A Control 0	DACR0	R/W	D/A Converter	XXXXXXX0
СЗн	D/A Control 1	DACR1	R/W		XXXXXXX0
С4н, С5н		Reserve	ed		
С6н	External Interrupt Enable 0	ENIR0	R/W		00000000
С7н	External Interrupt Source 0	EIRR0	R/W	External Interrupt 0	XXXXXXX
С8н	External Interrupt Level Setting 0	ELVR0	R/W	Laternal interrupt 0	00000000
С9н	External Interrupt Level Setting 0	ELVR0	R/W		00000000

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
САн	External Interrupt Enable 1	ENIR1	R/W		00000000
СВн	External Interrupt Source 1	EIRR1	R/W		XXXXXXX
ССн	External Interrupt Level Setting 1	ELVR1	R/W	External Interrupt 1	00000000
СДн	External Interrupt Level Setting 1	ELVR1	R/W		00000000
СЕн	External Interrupt Source Select	EISSR	R/W		00000000
СГн	PLL/Subclock Control register	PSCCR	W	PLL	XXXX0000
D0н	DMA Buffer Addrss Pointer L	BAPL	R/W		XXXXXXX
D 1н	DMA Buffer Addrss Pointer M	BAPM	R/W	DMA	XXXXXXX
D2 _H	DMA Buffer Addrss Pointer H	BAPH	R/W		XXXXXXX
D3н	DMA Control	DMACS	R/W		XXXXXXX
D4 н	I/O Register Address Pointer L	IOAL	R/W		XXXXXXX
D 5н	I/O Register Address Pointer H	IOAH	R/W		XXXXXXX
D6н	Data Counter L	DCTL	R/W		XXXXXXX
D7 н	Data Counter H	DCTH	R/W		XXXXXXX
D8 _H	Serial Mode Register 2	SMR2	W,R/W		00000000
D 9н	Serial Control Register 2	SCR2	W,R/W		00000000
DAн	Reception/Transmission Data Register 2	RDR2/ TDR2	R/W		00000000
DВн	Serial Status Register 2	SSR2	R,R/W	UART2	00001000
DCн	Extended Communication Control Register 2	ECCR2	R,W, R/W	UAR12	000000XX
DDн	Extended Status Control Register 2	ESCR2	R/W		00000100
DЕн	Baud Rate Generator Register 20	BGR20	R/W		00000000
DFн	Baud Rate Generator Register 21	BGR21	R/W		00000000
E0н to EFн	Reserved for CAN Interface 2. Refer to	"■ CAN CON	TROLLER	RS"	
F0н to FFн		Extern	al		

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7900н	Reload Register L0	PRLL0	R/W		XXXXXXX
7901н	Reload Register H0	PRLH0	R/W	16-bit PPG 0/1	XXXXXXX
7902н	Reload Register L1	PRLL1	R/W	16-DIL PPG 0/1	XXXXXXX
7903н	Reload Register H1	PRLH1	R/W		XXXXXXX
7904н	Reload Register L2	PRLL2	R/W		XXXXXXX
7905н	Reload Register H2	PRLH2	R/W	16-bit PPG 2/3	XXXXXXX
7906н	Reload Register L3	PRLL3	R/W	16-DIL PPG 2/3	XXXXXXX
7907н	Reload Register H3	PRLH3	R/W		XXXXXXX
7908н	Reload Register L4	PRLL4	R/W		XXXXXXX
7909н	Reload Register H4	PRLH4	R/W	16-bit PPG 4/5	XXXXXXX
790Ан	Reload Register L5	PRLL5	R/W	- 10-bit PPG 4/5	XXXXXXX
790Вн	Reload Register H5	PRLH5	R/W		XXXXXXX
790Сн	Reload Register L6	PRLL6	R/W		XXXXXXX
790Dн	Reload Register H6	PRLH6	R/W	16-bit PPG 6/7	XXXXXXX
790Ен	Reload Register L7	PRLL7	R/W		XXXXXXX
790Гн	Reload Register H7	PRLH7	R/W		XXXXXXX
7910н	Reload Register L8	PRLL8	R/W	40 hit DDC 0/0	XXXXXXX
7911н	Reload Register H8	PRLH8	R/W		XXXXXXX
7912н	Reload Register L9	PRLL9	R/W	16-bit PPG 8/9	XXXXXXX
7913н	Reload Register H9	PRLH9	R/W		XXXXXXX
7914н	Reload Register LA	PRLLA	R/W		XXXXXXX
7915н	Reload Register HA	PRLHA	R/W	16-bit PPG A/B	XXXXXXX
7916н	Reload Register LB	PRLLB	R/W	10-DIL PPG A/D	XXXXXXX
7917н	Reload Register HB	PRLHB	R/W		XXXXXXX
7918н	Reload Register LC	PRLLC	R/W		XXXXXXX
7919н	Reload Register HC	PRLHC	R/W	16 hit DDC C/D	XXXXXXX
791Ан	Reload Register LD	PRLLD	R/W	16-bit PPG C/D	XXXXXXX
791Вн	Reload Register HD	PRLHD	R/W		XXXXXXX
791Сн	Reload Register LE	PRLLE	R/W		XXXXXXX
791Dн	Reload Register HE	PRLHE	R/W	16 hit DDC E/E	XXXXXXX
791Ен	Reload Register LF	PRLLF	R/W	16-bit PPG E/F	XXXXXXX
791Гн	Reload Register HF	PRLHF	R/W		XXXXXXX
7920н	Input Capture 0	IPCP0	R		XXXXXXX
7921н	Input Capture 0	IPCP0	R	Input Continue 0/4	XXXXXXX
7922н	Input Capture 1	IPCP1	R	Input Capture 0/1	XXXXXXX
7923н	Input Capture 1	IPCP1	R		XXXXXXX

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7924н	Input Capture 2	IPCP2	R		XXXXXXX
7925н	Input Capture 2	IPCP2	R	Innut Conturo 2/2	XXXXXXX
7926н	Input Capture 3	IPCP3	R	Input Capture 2/3	XXXXXXX
7927н	Input Capture 3	IPCP3	R		XXXXXXX
7928н	Input Capture 4	IPCP4	R		XXXXXXX
7929н	Input Capture 4	IPCP4	R	Innut Conturo 4/F	XXXXXXX
792Ан	Input Capture 5	IPCP5	R	Input Capture 4/5	XXXXXXX
792Вн	Input Capture 5	IPCP5	R		XXXXXXX
792Сн	Input Capture 6	IPCP6	R		XXXXXXX
792Dн	Input Capture 6	IPCP6	R	Innut Conturo 6/7	XXXXXXX
792Ен	Input Capture 7	IPCP7	R	Input Capture 6/7	XXXXXXX
792 Fн	Input Capture 7	IPCP7	R		XXXXXXX
7930н	Output Compare 0	OCCP0	R/W		XXXXXXX
7931н	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX
7932н	Output Compare 1	OCCP1	R/W		XXXXXXX
7933н	Output Compare 1	OCCP1	R/W		XXXXXXX
7934н	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXX
7935н	Output Compare 2	OCCP2	R/W		XXXXXXX
7936н	Output Compare 3	OCCP3	R/W	Output Compare 2/3	XXXXXXX
7937н	Output Compare 3	OCCP3	R/W		XXXXXXX
7938н	Output Compare 4	OCCP4	R/W		XXXXXXX
7939н	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXX
793Ан	Output Compare 5	OCCP5	R/W	Output Compare 4/5	XXXXXXX
793Вн	Output Compare 5	OCCP5	R/W		XXXXXXX
793Сн	Output Compare 6	OCCP6	R/W		XXXXXXX
793Dн	Output Compare 6	OCCP6	R/W	Output Compare 6/7	XXXXXXX
793Ен	Output Compare 7	OCCP7	R/W	Output Compare o//	XXXXXXX
793Гн	Output Compare 7	OCCP7	R/W		XXXXXXX
7940н	Timer Data 0	TCDT0	R/W		00000000
7941н	Timer Data 0	TCDT0	R/W	I/O Timer 0	00000000
7942н	Timer Control Status 0	TCCSL0	R/W		00000000
7943н	Timer Control Status 0	TCCSH0	R/W		0XXXXXXX
7944н	Timer Data 1	TCDT1	R/W		00000000
7945н	Timer Data 1	TCDT1	R/W	I/O Timer 1	00000000
7946н	Timer Control Status 1	TCCSL1	R/W	i/O rimer r	00000000
7947н	Timer Control Status 1	TCCSH1	R/W		0XXXXXXX

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7948н	Times 0/Dalaad 0	TMR0/	R/W	16-bit Reload	XXXXXXXX
7949н	Timer 0/Reload 0	TMRLR0	R/W	Timer 0	XXXXXXXX
794Ан	Timer 1/Reload 1	TMR1/	R/W	16-bit Reload	XXXXXXXX
794Вн	Timer i/Reioad i	TMRLR1	R/W	Timer 1	XXXXXXX
794Сн	Timer 2/Reload 2	TMR2/	R/W	16-bit Reload	XXXXXXXX
794Dн	Timer z/Reioau z	TMRLR2	R/W	Timer 2	XXXXXXXX
794Ен	Timer 3/Reload 3	TMR3/	R/W	16-bit Reload	XXXXXXXX
794 Fн	Timer 3/Reioau 3	TMRLR3	R/W	Timer 3	XXXXXXXX
7950н	Serial Mode Register 3	SMR3	W,R/W		00000000
7951н	Serial Control Register 3	SCR3	W,R/W		00000000
7952н	Reception/Transmission Data Register 3	RDR3/ TDR3	R/W		00000000
7953н	Serial Status Register 3	SSR3	R,R/W	LIADTO	00001000
7954н	Extended Communication Control Register 3	ECCR3	R,W, R/W	UART3	000000XX
7955н	Extended Status Control Register	ESCR3	R/W		00000100
7956н	Baud Rate Generator Register 30	BGR30	R/W		00000000
7957н	Baud Rate Generator Register 31	BGR31	R/W		00000000
7958н	Serial Mode Register 4	SMR4	W,R/W		00000000
7959н	Serial Control Register 4	SCR4	W,R/W		00000000
795Ан	Reception/Transmission Data Register 4	RDR4/ TDR4	R/W		00000000
795Вн	Serial Status Register 4	SSR4	R,R/W	UART4	00001000
795Сн	Extended Communication Control Register 4	ECCR4	R,W, R/W	UAR14	000000XX
795Dн	Extended Status Control Register	ESCR4	R/W		00000100
795Ен	Baud Rate Generator Register 40	BGR40	R/W		00000000
795Fн	Baud Rate generator Register 41	BGR41	R/W		00000000
7960н to 796Вн		Reserve	ed		
796Сн	Clock output enable register	CLKR	R/W	Clock Monitor	XXXX0000
796Дн		Reserve	ed		1
796Ен	CAN Direct Mode Register	CDMR	R/W	CAN clock sync	XXXXXXX0
796Гн	CAN switch register	CANSWR	R/W	CAN 0/1	XXXXXX00

Address	Register	Abbrevia- tion	Access	Resource name	Initial value			
7970н	I ² C bus status register 0	IBSR0	R		00000000			
7971н	I ² C bus control register 0	IBCR0	W,R/W		00000000			
7972н	I2C 10 bit alove address register 0	ITBAL0	R/W		00000000			
7973н	I ² C 10 bit slave address register 0	ITBAH0	R/W	I ² C Interface 0	00000000			
7974н	I ² C 10 bit slave address mask register 0	ITMKL0	R/W		11111111			
7975н	1-C TO bit slave address mask register o	ITMKH0	R/W		00111111			
7976н	I ² C 7 bit slave address register 0	ISBA0	R/W		00000000			
7977н	I ² C 7 bit slave address mask register 0	ISMK0	R/W		01111111			
7978н	I ² C data register 0	IDAR0	R/W		00000000			
7979н, 797Ан	Reserved							
797Вн	I ² C clock control register 0	ICCR0	R/W	I ² C Interface 0	00011111			
797Сн to 797Fн	Reserved							
7980н	I ² C bus status register 1	IBSR1	R		00000000			
7981н	I ² C bus control register 1	IBCR1	W,R/W		00000000			
7982н	I ² C 10 bit slave address register 1	ITBAL1	R/W		00000000			
7983н	1-C TO bit slave address register 1	ITBAH1	R/W		00000000			
7984н	I2C 10 bit alove address mask register 1	ITMKL1	R/W	I ² C Interface 1	11111111			
7985н	I ² C 10 bit slave address mask register 1	ITMKH1	R/W		00111111			
7986н	I ² C 7 bit slave address register 1	ISBA1	R/W		00000000			
7987н	I ² C 7 bit slave address mask register 1	ISMK1	R/W		01111111			
7988н	I ² C data register 1	IDAR1	R/W		00000000			
7989н, 798Ан		Reserve	ed					
798Вн	I ² C clock control register 1	ICCR1	R/W	I ² C Interface 1	00011111			
798Сн to 79С1н		Reserve	ed		•			
79С2н	Clock Modulator Control Register	CMCR	R,R/W	Clock Modulator	0001X000			
79С3н to 79DFн	Reserved							

(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value		
79Е0н	Detect Address Setting 0	PADR0	R/W		XXXXXXXX		
79Е1н	Detect Address Setting 0	PADR0	R/W		XXXXXXXX		
79Е2 н	Detect Address Setting 0	PADR0	R/W		XXXXXXXX		
79ЕЗн	Detect Address Setting 1	PADR1	R/W		XXXXXXXX		
79Е4н	Detect Address Setting 1	PADR1	R/W	Address Match Detection 0	XXXXXXXX		
79Е5н	Detect Address Setting 1	PADR1	R/W	Botootion	XXXXXXX		
79Е6н	Detect Address Setting 2	PADR2	R/W		XXXXXXXX		
79Е7н	Detect Address Setting 2	PADR2	R/W		XXXXXXXX		
79Е8н	Detect Address Setting 2	PADR2	R/W		XXXXXXXX		
79Е9н to 79ЕГн		Reserve	ed				
79F0н	Detect Address Setting 3	PADR3	R/W		XXXXXXXX		
79F1н	Detect Address Setting 3	PADR3	R/W		XXXXXXXX		
79F2н	Detect Address Setting 3	PADR3	R/W		XXXXXXXX		
79F3н	Detect Address Setting 4	PADR4	R/W		XXXXXXX		
79F4н	Detect Address Setting 4	PADR4	R/W	Address Match Detection 1	XXXXXXXX		
79F5н	Detect Address Setting 4	PADR4	R/W	Botootion	XXXXXXXX		
79F6н	Detect Address Setting 5	PADR5	R/W		XXXXXXXX		
79F7н	Detect Address Setting 5	PADR5	R/W		XXXXXXXX		
79F8н	Detect Address Setting 5	PADR5	R/W		XXXXXXX		
79F9н to 79FFн		Reserve	ed				
7A00н to 7AFFн	Reserved for CAN Inte	rface 0. Refe	r to " ■ CAN	I CONTROLLERS"			
7B00н to 7BFFн	Reserved for CAN Inte	rface 0. Refe	r to " ■ CAN	I CONTROLLERS"			
7C00н to 7CFFн	Reserved for CAN Interface 1. Refer to "■ CAN CONTROLLERS"						
7D00н to 7DFFн	Reserved for CAN Inte	rface 1. Refe	r to " ■ CAN	I CONTROLLERS"			
7E00н to 7EFFн	Reserved for CAN Inte	rface 2. Refe	r to " ■ CAN	I CONTROLLERS"			
7F00н to 7FFFн	Reserved for CAN Inte	rface 2. Refe	r to " ■ CAN	I CONTROLLERS"			

Notes: • Initial value of "X" represents unknown value.

• Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbits/s to 2 Mbits/s (when input clock is at 16 MHz)

List of Control Registers (1)

	Address		Pogistor	Abbreviation	A	Initial Value	
CAN0	CAN1	CAN2	Register	Abbreviation	Access		
000070н	000080н	0000Е0н	Message buffer	BVALR	R/W	00000000	
000071н	000081н	0000Е1н	valid register	BVALK	FC/ VV	00000000	
000072н	000082н	0000Е2н	Transmit request	TREQR	R/W	00000000	
000073н	000083н	0000ЕЗн	register	IREGR	FC/ VV	00000000	
000074н	000084н	0000Е4н	Transmit cancel	TCANR	W	0000000 0000000	
000075н	000085н	0000Е5н	register	TOANK	VV		
000076н	000086н	0000Е6н	Transmission	TCR	R/W	00000000	
000077н	000087н	0000Е7н	complete register	TOR	IX/VV	00000000	
000078н	000088н	0000Е8н	Receive complete	RCR	R/W	00000000	
000079н	000089н	0000Е9н	register	KOK		00000000	
00007Ан	00008Ан	0000ЕАн	Remote request	RRTRR	R/W	00000000	
00007Вн	00008Вн	0000ЕВн	receiving register	KKTKK	IX/VV	00000000	
00007Сн	00008Сн	0000ЕСн	Receive overrun	ROVRR	R/W	00000000	
00007Dн	00008Dн	0000ЕДн	register	NOVKK	FX/ V V	00000000	
00007Ен	00008Ен	0000ЕЕн	Reception interrupt	RIER	R/W	00000000	
00007Fн	00008Fн	0000ЕГн	enable register	KILK	17/ 77	00000000	

List of Control Registers (2)

	Address		Desistes	Abbrevietien	A	Initial Value	
CAN0	CAN1	CAN2	- Register	Abbreviation	Access	Initial Value	
007В00н	007D00н	007F00н	Control status	CSR	R/W, W	0XXXX0X1	
007В01н	007D01н	007F01н	register	CSK	R/W, R	00XXX000	
007В02н	007D02н	007F02н	Last event	LEIR	R/W	000X0000	
007В03н	007D03н	007F03н	indicator register	LLIIX	IN/VV	XXXXXXX	
007В04н	007D04н	007F04н	Receive and transmit	RTEC	R	0000000	
007В05н	007D05н	007F05н	error counter	KIEC	K	0000000	
007В06н	007D06н	007F06н	Bit timing	BTR	R/W	11111111	
007В07н	007D07н	007F07н	register	BIK	IK/VV	X1111111	
007В08н	007D08н	007F08н	IDE register	IDER	R/W	XXXXXXX	
007В09н	007D09н	007F09н	ibe register	IDEK	10,77	XXXXXXX	
007В0Ан	007D0Ан	007F0Ан	Transmit RTR	TRTRR	R/W	0000000	
007В0Вн	007D0Вн	007F0Вн	register	ININ	IN/ V V	00000000	
007В0Сн	007D0Сн	007F0Сн	Remote frame	RFWTR	R/W	XXXXXXX	
007В0Dн	007D0Dн	007F0Dн	receive waiting register			XXXXXXXX	
007В0Ен	007D0Ен	007F0Ен	Transmit interrupt	TIER	R/W	0000000	
007В0Гн	007D0Fн	007F0Fн	enable register			00000000	
007В10н	007D10н	007F10н			R/W	XXXXXXX	
007В11н	007D11н	007F11н	Acceptance mask	AMSR		XXXXXXX	
007В12н	007D12н	007F12н	select register	AWSK	FX/ V V	XXXXXXX	
007В13н	007D13н	007F13н				XXXXXXX	
007В14н	007D14н	007F14н				XXXXXXX	
007В15н	007D15н	007F15н	Acceptance mask	AMR0	R/W	XXXXXXX	
007В16н	007D16н	007F16н	register 0	Alvino	FX/ V V	XXXXXXX	
007В17н	007D17н	007F17н				XXXXXXX	
007В18н	007D18н	007F18н				XXXXXXX	
007В19н	007D19н	007F19н	Acceptance mask	AMR1	D/M	XXXXXXX	
007В1Ан	007D1Ан	007F1Aн	register 1	AIVIN I	R/W	XXXXXXX	
007В1Вн	007D1Вн	007F1Bн				XXXXXXX	

List of Message Buffers (ID Registers) (1)

	Address		.			
CAN0	CAN1	CAN2	Register	Abbreviation	Access	Initial Value
007A00н to 007A1Fн	007С00н to 007С1Fн	007E00н to 007E1Fн	General- purpose RAM	_	R/W	XXXXXXXX to XXXXXXXX
007A20н 007A21н	007С20н 007С21н	007E20н 007E21н				XXXXXXXX
007A22н 007A23н	007С22н 007С23н	007E22н 007E23н	ID register 0	IDR0	R/W	XXXXXXXX
007A24н 007A25н	007С24н 007С25н	007E24н 007E25н	ID register 1	IDR1	R/W	XXXXXXXX
007A26н 007A27н	007С26н 007С27н	007E26н 007E27н	ib register i	IDK1	R/VV	XXXXXXXX XXXXXXXX
007A28н 007A29н 007A2Aн	007С28н 007С29н 007С2Ан	007E28н 007E29н 007E2Ан	ID register 2	IDR2	R/W	XXXXXXXX
007A2Bн 007A2Cн	007С2Вн 007С2Сн	007E2Bн 007E2Cн				XXXXXXXX
007A2Dн 007A2Eн 007A2Fн	007С2Dн 007С2Ен 007С2Fн	007E2Dн 007E2Eн 007E2Fн	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXX
007A30н 007A31н	007С30н 007С31н	007E30н 007E31н	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXX
007A32н 007A33н	007С32н 007С33н	007E32н 007E33н				XXXXXXXX
007А34н 007А35н 007А36н 007А37н	007С34н 007С35н 007С36н 007С37н	007E34н 007E35н 007E36н 007E37н	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXX XXXXXXXX
007А38н 007А39н	007С38н 007С39н	007E38н 007E39н	ID register 6	IDR6	R/W	XXXXXXX XXXXXXX
007А3Ан 007А3Вн	007С3Ан 007С3Вн	007E3Aн 007E3Bн 007E3Cн				XXXXXXXX
007А3Сн 007А3Dн 007А3Ен	007С3Сн 007С3Dн 007С3Ен	007E3Cн 007E3Dн 007E3Eн	ID register 7	IDR7	R/W	XXXXXXXX
007А3Ен	007СЗЕН 007СЗГн	007E3Eн 007E3Fн				XXXXXXXX

List of Message Buffers (ID Registers) (2)

	Address		Davieter	Abbraviation	A	Initial Value
CAN0	CAN1	CAN2	Register	Abbreviation	Access	Initial Value
007А40н	007С40н	007Е40н				XXXXXXXX
007А41н	007С41н	007Е41н	ID register 0	IDDo	DAM	XXXXXXX
007А42н	007С42н	007Е42н	ID register 8	IDR8	R/W -	XXXXXXXX
007А43н	007С43н	007Е43н				XXXXXXX
007А44н	007С44н	007Е44н				XXXXXXXX
007А45н	007С45н	007Е45н	ID register 0	IDDO	R/W	XXXXXXX
007А46н	007С46н	007Е46н	ID register 9	IDR9	K/VV	XXXXXXXX
007А47н	007С47н	007Е47н				XXXXXXX
007А48н	007С48н	007Е48н				XXXXXXXX
007А49н	007С49н	007Е49н	ID register 10	IDR10	R/W	XXXXXXX
007А4Ан	007С4Ан	007Е4Ан	ID register 10	IDKIU	K/VV	XXXXXXXX
007А4Вн	007С4Вн	007Е4Вн				XXXXXXX
007А4Сн	007С4Сн	007Е4Сн				XXXXXXXX
007А4Dн	007С4Он	007Е4Он	ID vo viotov 44	IDD44	DAV	XXXXXXX
007А4Ен	007С4Ен	007Е4Ен	ID register 11	IDR11	R/W -	XXXXXXXX
007А4Гн	007С4Гн	007Е4Гн				XXXXXXX
007А50н	007С50н	007Е50н		IDR12		XXXXXXXX
007А51н	007С51н	007Е51н	ID register 12		R/W	XXXXXXX
007А52н	007С52н	007Е52н	ID register 12			XXXXXXXX
007А5Зн	007С53н	007Е53н				XXXXXXX
007А54н	007С54н	007Е54н				XXXXXXXX
007А55н	007С55н	007Е55н	ID vo viotov 40	IDD40	DAV	XXXXXXX
007А56н	007С56н	007Е56н	ID register 13	IDR13	R/W	XXXXXXXX
007А57н	007С57н	007Е57н				XXXXXXX
007А58н	007С58н	007Е58н				XXXXXXXX
007А59н	007С59н	007Е59н	ID va viata v 4.4	IDD44	DAA	XXXXXXX
007А5Ан	007С5Ан	007Е5Ан	ID register 14	IDR14	R/W -	XXXXXXXX
007А5Вн	007С5Вн	007Е5Вн				XXXXXXX
007А5Сн	007С5Сн	007Е5Сн				xxxxxxx
007А5Дн	007С5Дн	007Е5Дн	ID vo minto - 45	IDD45	D 444	XXXXXXX
007А5Ен	007С5Ен	007Е5Ен	ID register 15	IDR15	R/W -	XXXXXXXX
007А5Гн	007С5Гн	007Е5Гн				XXXXXXX

List of Message Buffers (DLC Registers and Data Registers) (1)

	Address		Dominton	Abbassistica	A	Initial Value	
CAN0	CAN1	CAN2	Register	Abbreviation	Access	ilillai value	
007А60н	007С60н	007Е60н	DI C register 0	DLCR0	R/W	VVVVVVV	
007А61н	007С61н	007Е61н	DLC register 0	DLCRU	IN/VV	XXXXXXX	
007А62н	007С62н	007Е62н	DLC register 1	DLCR1	R/W	XXXXXXXX	
007А63н	007С63н	007Е63н	DLC register 1	DLCKT	IX/VV	*****	
007А64н	007С64н	007Е64н	DLC register 2	DLCR2	R/W	xxxxxxxx	
007А65н	007С65н	007Е65н	DLC register 2	DLCKZ	IX/VV	*****	
007А66н	007С66н	007Е66н	DLC register 3	DLCR3	R/W	XXXXXXXX	
007А67н	007С67н	007Е67н	DEC register 3	DLCKS	TX/ V V	******	
007А68н	007С68н	007Е68н	DLC register 4	DLCR4	R/W	xxxxxxx	
007А69н	007С69н	007Е69н	DLC register 4	DLCK4	IX/VV	*****	
007А6Ан	007С6Ан	007Е6Ан	DLC register 5	DI CRE	R/W	XXXXXXXX	
007А6Вн	007С6Вн	007Е6Вн	DLC register 5	DLCR5	IX/VV	*****	
007А6Сн	007С6Сн	007Е6Сн	DLC register 6	DLCR6	R/W	XXXXXXXX	
007А6Дн	007С6Дн	007Е6Он	DEC register 6	DLCKO	IX/VV	******	
007А6Ен	007С6Ен	007Е6Ен	DLC register 7	DLCR7	R/W	XXXXXXXX	
007А6Гн	007С6Fн	007Е6Гн	DLO register 7	DLCKI	17/ 77		
007А70н	007С70н	007Е70н	DLC register 8	DLCR8	R/W	XXXXXXX	
007А71н	007С71н	007Е71н	DLC register o			XXXXXXX	
007А72н	007С72н	007Е72н	DLC register 9	DLCR9	R/W	xxxxxxxx	
007А73н	007С73н	007Е73н	DEO register 9	DECINO			
007А74н	007С74н	007Е74н	DLC register 10	DLCR10	R/W	XXXXXXXX	
007А75н	007С75н	007Е75н	DEC register to	BLOKIO	17/77		
007А76н	007С76н	007Е76н	DLC register 11	DLCR11	R/W	xxxxxxx	
007А77н	007С77н	007Е77н	DEO register 11	BLOKII	17/77		
007А78н	007С78н	007Е78н	DLC register 12	DLCR12	R/W	XXXXXXX	
007А79н	007С79н	007Е79н	DEC TOGISTET 12	DEGITIZ	17/77	//////////////////////////////////////	
007А7Ан	007С7Ан	007Е7Ан	DLC register 13	DLCR13	R/W	XXXXXXX	
007А7Вн	007С7Вн	007Е7Вн	DEO TOGISTEI 13	DEGICIO	17/ 77		
007А7Сн	007С7Сн	007Е7Сн	DLC register 14	DLCR14	R/W	XXXXXXXX	
007А7Dн	007С7Дн	007Е7Он	DLC register 14	DLCK14	FX/ V V	XXXXXXX	
007А7Ен	007С7Ен	007Е7Ен	DLC register 15	DLCR15	R/W	XXXXXXXX	
007А7Гн	007С7Гн	007Е7Гн	DEC register 15	DLCK15	FV/ V V	XXXXXXX	

List of Message Buffers (DLC Registers and Data Registers) (2)

	Address		D a sel a tass	Althorated	A	Initial Value	
CAN0	CAN1	CAN2	Register	Abbreviation	Access	Initial Value	
007A80н to 007A87н	007С80н to 007С87н	007E80н to 007E87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX to XXXXXXXX	
007A88н to 007A8Fн	007С88н to 007С8Fн	007E88н to 007E8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX to XXXXXXXX	
007А90н to 007А97н	007С90н to 007С97н	007E90н to 007E97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX to XXXXXXXX	
007А98н to 007А9Fн	007С98н to 007С9Fн	007E98н to 007E9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX to XXXXXXXX	
007AA0н to 007AA7н	007СА0н to 007СА7н	007EA0н to 007EA7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX to XXXXXXXX	
007AA8н to 007AAFн	007СА8н to 007САFн	007EA8н to 007EAFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX to XXXXXXXX	
007AB0н to 007AB7н	007СВ0н to 007СВ7н	007EB0н to 007EB7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX to XXXXXXXX	
007AB8н to 007ABFн	007СВ8н to 007СВFн	007EB8н to 007EBFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX to XXXXXXXX	
007AC0н to 007AC7н	007СС0н to 007СС7н	007EC0н to 007EC7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX to XXXXXXXX	
007AC8н to 007ACFн	007СС8н to 007ССFн	007EC8н to 007ECFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX to XXXXXXXX	
007AD0н to 007AD7н	007CD0н to 007CD7н	007ED0н to 007ED7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX to XXXXXXXX	
007AD8н to 007ADFн	007CD8н to 007CDFн	007ED8н to 007EDFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX to XXXXXXXX	
007AE0н to 007AE7н	007СЕОн to 007СЕ7н	007EE0н to 007EE7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX to XXXXXXXX	
007AE8н to 007AEFн	007СЕ8н to 007СЕГн	007EE8н to 007EEFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX to XXXXXXXX	

List of Message Buffers (DLC Registers and Data Registers) (3)

	Address		Register	Abbreviation	Access	Initial Value	
CAN0	CAN1	CAN2	Register	Abbieviation	Access	illitiai value	
007AF0н to 007AF7н	007СF0н to 007СF7н	007EF0н to 007EF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX to XXXXXXXX	
007AF8н to 007AFFн	007СF8н to 007СFFн	007EF8н to 007EFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX to XXXXXXXX	

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El ² OS clear	DMA ch number	Interrup	ot vector	Interrupt control register	
•	ciear	Hulliber	Number	Address	Number	Address
Reset	N	_	#08	FFFFDCH	_	
INT9 instruction	N	_	#09	FFFFD8 _H	_	
Exception	N	_	#10	FFFFD4 _H	_	_
CAN 0 RX	N	_	#11	FFFFD0 _H	ICDOO	0000В0н
CAN 0 TX/NS	N	_	#12	FFFFCCH	ICR00	ООООВОН
CAN 1 RX / Input Capture 6	Y1	_	#13	FFFFC8 _H	ICD04	0000В1н
CAN 1 TX/NS / Input Capture 7	Y1	_	#14	FFFFC4 _H	ICR01	OOOOD TH
CAN 2 RX / I ² C0	N	_	#15	FFFFC0 _H	ICR02	0000В2н
CAN 2 TX/NS	N	_	#16	FFFFBC _H	ICRU2	0000BZH
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 _H	ICDO2	0000ВЗн
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 _H	ICR03	
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 _H	ICR04	0000В4н
16-bit Reload Timer 3	Y1	_	#20	FFFFAC⊦	ICKU4	0000 54 H
PPG 0/1/4/5	N	_	#21	FFFFA8 _H	ICR05	0000В5н
PPG 2/3/6/7	N	_	#22	FFFFA4 _H	ICKUS	
PPG 8/9/C/D	N	_	#23	FFFFA0 _H	ICR06	0000В6н
PPG A/B/E/F	N	_	#24	FFFF9C _H	ICKUb	
Time Base Timer	N	_	#25	FFFF98 _H	ICR07	0000В7н
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94 _H	ICKU1	0000Б7н
Watch Timer	N	_	#27	FFFF90 _H	ICR08	0000В8н
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8C _H	ICKUO	ООООБОН
A/D Converter	Y1	5	#29	FFFF88 _H	ICR09	0000В9н
I/O Timer 0 / I/O Timer 1	N	_	#30	FFFF84 _H	ICK09	ООООБЭН
Input Capture 4/5 / I ² C1	Y1	6	#31	FFFF80 _H	ICD10	000000
Output Compare 0/1/4/5	Y1	7	#32	FFFF7C _H	ICR10	0000ВАн
Input Capture 0 to 3	Y1	8	#33	FFFF78 _H	ICD11	000000
Output Compare 2/3/6/7	Y1	9	#34	FFFF74 _H	ICR11	0000ВВн
UART 0 RX	Y2	10	#35	FFFF70 _H	ICP12	000000
UART 0 TX	Y1	11	#36	FFFF6C _H	ICR12	0000ВСн
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68 _H	ICD42	000000
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64 _H	ICR13	0000ВDн

(Continued)

Interrupt cause	El ² OS DMA ch		Interrup	t vector	Interrupt control register		
	Clear	Hullibei	Number	Address	Number	Address	
UART 2 RX / UART 4 RX	Y2	14	#39	FFFF60 _H	ICR14	0000ВЕн	
UART 2 TX / UART 4 TX	Y1	15	#40	FFFF5C _H	ICK 14		
Flash Memory	N	_	#41	FFFF58⊦	ICR15	000000	
Delayed interrupt	N	_	#42	FFFF54 _H	ICK 15	0000ВFн	

Y1: Usable

Y2: Usable, with El2OS stop function

N : Unusable

Notes: • The peripheral resources sharing the ICR register have the same interrupt level.

- When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
- When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts.

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

(Vss = AVss = 0 V)

Parameter	Symbol	Rat	ing	Unit	Remarks
Farameter	Syllibol	Min	Max		Nemarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*1
Town supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	٧	$AVcc \ge AVRH$, $AVcc \ge AVRL$, $AVRH \ge AVRL$
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Maximum Clamp Current	I CLAMP	-4.0	+4.0	mΑ	*4
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $		40	mΑ	*4
"L" level maximum output current	Іоь		15	mΑ	*3
"L" level average output current	lolav		4	mΑ	*3
"L" level maximum overall output current	ΣΙοι	_	100	mA	*3
"L" level average overall output current	Σ lolav	_	50	mA	*3
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	І онаv	_	-4	mA	*3
"H" level maximum overall output current	ΣІон	_	-100	mA	*3
"H" level average overall output current	Σ lohav	_	-50	mA	*3
Power consumption	PD	_	340	mW	MB90F347
Operating temperature	TA	-40	+105	°C	
Storage temperature	Тѕтс	-55	+150	°C	

(Continued)

- *1: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- *2: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However if the maximun current to/from an input is limited by some means with external components, the I_{CLAMP} rating supercedes the V_I rating.
- *3: Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1
- *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57 (EVA device : P50 to P55) , P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Sample recommended circuits:




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Conditions

(Vss = AVss = 0 V)

Parameter	Symbol		Value		Unit	Remarks
rarameter	Syllibol	Min	Тур	Max	Oille	Kemarks
		4.0	5.0	5.5	V	Under normal operation
Power supply voltage	Vcc, AVcc	3.5	5.0	5.5	V	Under normal operation, when not using the A/D converter and not Flash programming.
		4.5	5.0	5.5	V	When External bus is used.
		3.0	_	5.5	V	Maintains RAM data in stop mode
Smooth capacitor	Cs	0.1	_	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the Vcc should be greater than this capacitor.
Operating temperature	TA	-40		+105	°C	



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Ta = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Parameter	Sym-	Pin	Condition		Value		Unit	Remarks
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
	V _{IHS}	_	_	0.8 Vcc	_	Vcc + 0.3	V	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P83)
	Viha	_	_	0.8 Vcc	_	Vcc + 0.3	V	Port inputs if AUTOMOTIVE input levels are selected
Input H voltage	Vінт	_	_	2.0	_	Vcc + 0.3	V	Port inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	VIHS	_	_	0.7 Vcc	_	Vcc + 0.3	V	P12, P50, P82, P85 inputs if CMOS input levels are selected
	Vіні	_	_	0.7 Vcc	_	Vcc + 0.3	V	P44, P45, P46, P47 in- puts if CMOS hysteresis input levels are selected
	VIHR	_	_	0.8 Vcc	_	Vcc + 0.3	V	RST input pin (CMOS hysteresis)
	V _{IHM}		_	Vcc - 0.3	_	Vcc + 0.3	V	MD input pin
VILS	_	_	Vss - 0.3		0.2 Vcc	V	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P83)	
	VILA	_	_	Vss - 0.3		0.5 Vcc	V	Port inputs if AUTOMOTIVE input levels are selected
Input L voltage	VILT	_	_	Vss - 0.3	_	0.8	V	Port inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	VILS	_	_	Vss - 0.3	_	0.3 Vcc	V	P12, P50, P82, P85 inputs if CMOS input levels are selected
	Vılı	_	_	Vss - 0.3	_	0.3 Vcc	V	P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected
	VILR	_	_	Vss - 0.3	_	0.2 Vcc	V	RST input pin (CMOS hysteresis)
	VILM	_	_	Vss - 0.3	_	Vss + 0.3	V	MD input pin
Output H voltage	Vон	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5		_	V	
Output H voltage	Vоні	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$	Vcc - 0.5		_	V	
Output L voltage	Vol	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$	_		0.4	V	
Output L voltage	Voli	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 3.0 \text{ mA}$	_		0.4	V	

(Continued)

(T_A = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Parameter	Sym-	Pin	Condition		Value		Unit	Remarks
Parameter	bol	PIII	Condition	Min	Тур	Max	Ollit	Remarks
Input leak current	lı∟	_	$Vcc = 5.5 \text{ V}, \text{ Vss} < V_{I} < Vcc}$	-1	_	1	μΑ	
Pull-up resistance	Rup	P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST	_	25	50	100	kΩ	
Pull-down resistance	RDOWN	MD2	_	25	50	100	kΩ	Except Flash devices
			Vcc = 5.0 V, Internal frequency : 24 MHz, At normal operation.		55	70	mA	
	Icc		Vcc = 5.0 V, Internal frequency : 24 MHz, At writing FLASH memory.	_	70	85	mA	Flash devices
			Vcc = 5.0 V, Internal frequency : 24 MHz, At erasing FLASH memory.		75	90	mA	Flash devices
	Iccs		Vcc = 5.0 V, Internal frequency : 24 MHz, At Sleep mode.		25	35	mA	
	Істѕ		Vcc = 5.0 V, Internal frequency : 2 MHz, At Main Timer mode		0.3	0.8	mA	
Power supply current*	ICTSPLL6	Vcc	Vcc = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	_	4	7	mA	
	Iccl		Vcc = 5.0V Internal frequency: 8 kHz, At sub operation T _A = +25°C	_	70	140	μΑ	
	Iccls		Vcc = 5.0V Internal frequency: 8 kHz, At sub sleep T _A = +25°C	_	20	50	μА	
	Ісст		Vcc = 5.0V Internal frequency: 8 kHz, At watch mode T _A = +25°C	_	10	35	μΑ	
	Іссн		Vcc = 5.0 V, At Stop mode, T _A = +25°C		7	25	μΑ	
Input capacity	Cin	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss,	_	_	5	15	pF	

^{*:} The power supply current is measured with an external clock.


4. AC Characteristics


(1) Clock Timing

(TA =
$$-40$$
 °C to $+105$ °C, Vcc = 5.0 V \pm 10% , fcp \leq 24 MHz, Vss = AVss = 0 V)


Parameter	Symbol	Pin		Value		Unit	Remarks
i di dilletei	Symbol		Min	Тур	Max	Oiiit	Kemarks
	fc	X0, X1	3		16	MHz	When using an oscillation circuit
Clock frequency	ic	X0, X1	3		24	MHz	When using an external clock*
	fcL	X0A, X1A		32.768	100	kHz	
	tcyL	X0, X1	62.5		333	ns	When using an oscillation circuit
Clock cycle time	tot	X0, X1	41.67	_	333	ns	When using an external clock
	t CYLL	X0A, X1A	10	30.5	_	μs	
Input clock pulse width	Pwh, PwL	X0	10	_		ns	Duty ratio is about 30% to
input clock puise width	Pwhl, Pwll	X0A	5	15.2		μs	70%.
Input clock rise and fall time	tcr, tcf	X0	_		5	ns	When using external clock
Internal operating clock	f CP	_	1.5		24	MHz	When using main clock
frequency (machine clock)	f CPL	_	_	8.192	50	kHz	When using sub clock
Internal operating clock	t cp	_	41.67	_	666	ns	When using main clock
cycle time (machine clock)	t CPL	_	20	122.1		μs	When using sub clock

^{*:} Whem selecting the PLL clock, the range of clock frequency is limitted. Use this product within range as mentioned in "Relation among external clock frequency and machine clock frequency".





Guaranteed operation range of MB90340 series



*: When using the oscillation circuit, the maximum oscillation clock frequency is 16 MHz


External clock frequency and Machine clock frequency

(2) Reset Standby Input

(TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0.0 V)

Parameter	Symbol	Pin	Value			Remarks	
rarameter Symbo		FIII	Min	Max	Unit	Nemarks	
			500	_	ns	Under normal operation	
Reset input time	input trest RS	RST	Oscillation time of oscillator* + 100 μs	_	ns	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode	
			100	_	μs	In Time Timer mode	


*: Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of µs to several ms. With an external clock, the oscillation time is 0 ms.



(3) Power On Reset

(TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0.0 V)


Parameter	neter Symbol Pin Condition Value Min Max		Condition	Va	lue	Unit	Remarks
rarameter			Max	Onn	iveillai va		
Power on rise time	t R	Vcc		0.05	30	ms	
Power off time	t off	Vcc		1	_	ms	Due to repetitive operation



(4) Clock Output Timing

 $(T_A = -40 \, ^{\circ}\text{C to} + 105 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, V_{SS} = 0.0 \, \text{V}, \, f_{CP} \le 24 \, \text{MHz})$


Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Farameter	Syllibol	FIII	Condition	Min	Max	Oilit	Kemarks
Cycle time	tcyc	CLK		62.5		ns	fcp = 16 MHz
Cycle time		OLK		41.76	_	ns	fcp = 24 MHz
$CLK \uparrow \to CLK \downarrow$	↓ tснс∟	CLK	_	20	_	ns	fcp = 16 MHz
CLN → CLN ↓		OLK		13	_	ns	fcp = 24 MHz



(5) Bus Timing (Read)

(TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, fcp \leq 24 MHz)


Parameter	Sym-	Pin	Condition	Va	lue	Linit	Remarks
raiametei	bol	FIII	Condition	Min	Max		iveillai ks
ALE pulse width	t LHLL	ALE		tcp/2 - 10	_	ns	
Valid address \Rightarrow ALE ↓ time	t avll	ALE, A23 to A16, AD15 to AD00		tcp/2 - 20	_	ns	
ALE ↓ ⇒ Address valid time	tLLAX	ALE, AD15 to AD00		tcp/2 - 15		ns	
Valid address \Rightarrow \overline{RD} ↓ time	t avrl	A23 to A16, AD15 to AD00, RD		tcp - 15	_	ns	
Valid address ⇒ Valid data input	t avdv	A23 to A16, AD15 to AD00		_	5 tcp/2 - 60	ns	
RD pulse width	t rlrh	RD		3 tcp/2 - 20		ns	
RD ↓ ⇒ Valid data input	t RLDV	RD, AD15 to AD00		_	3 tcp/2 - 50	ns	
RD ↑ ⇒ Data hold time	t RHDX	RD, AD15 to AD00		0		ns	
$\overline{RD} \downarrow \Rightarrow ALE \uparrow time$	t RHLH	RD, ALE		tcp/2 - 15		ns	
$\overline{RD}\!\uparrow\RightarrowAddressvalidtime$	t RHAX	RD, A23 to A16		tcp/2 - 10	_	ns	
Valid address ⇒ CLK ↑ time	t avch	A23 to A16, AD15 to AD00, CLK		tcp/2 - 16	_	ns	
$\overline{RD} \downarrow \Rightarrow CLK \uparrow time$	t RLCH	RD, CLK		tcp/2 - 15	_	ns	
$ALE \downarrow \Rightarrow \overline{RD} \downarrow time$	t llrl	ALE, RD		tcp/2 - 15		ns	



(6) Bus Timing (Write)

(TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, fcp \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
raiametei	Syllibol	FIII	Condition	Min	Max	Oilit	Kemarks
Valid address \Rightarrow WR ↓ time	tavwl	A23 to A16, AD15 to AD00, WR		tcp-15	_	ns	
WR pulse width	twlwh	WR		3 tcp/2 - 20	_	ns	
Valid data output \Rightarrow $\overline{\text{WR}}$ \uparrow time	t dvwh	AD15 to AD00, WR		3 tcp/2 - 20	_	ns	
$\overline{\mathrm{WR}} \uparrow \Rightarrow \mathrm{Data} \ \mathrm{hold} \ \mathrm{time}$	twhox	AD15 to AD00, WR	_	15	_	ns	
$\overline{ m WR}\!\!\uparrow\Rightarrow{ m Address}{ m valid}{ m time}$	twhax	A23 to A16, WR		tcp/2 - 10	_	ns	
$\overline{WR} \uparrow \Rightarrow ALE \uparrow time$	twhlh	WR, ALE		tcp/2 - 15		ns	_
$\overline{WR} \downarrow \Rightarrow CLK \uparrow time$	twlch	WR, CLK		tcp/2 - 15		ns	




(7) Ready Input Timing

(TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, fcp \leq 24 MHz)

Parameter	Sym-	Pin	Test	Rated	Value	Units	Remarks
raiametei	bol		Condition	Min	Max	Ullits	Remarks
RDY setup time	t RYHS	RDY		45	_	ns	fcp = 16 MHz
				32	_	ns	fcp = 24 MHz
RDY hold time	t RYHH	RDY		0	_	ns	

Note: If the RDY setup time is insufficient, use the auto-ready function.




(8) Hold Timing

(TA = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, fcp \leq 24 MHz)

Parameter	Symbol Pin		Condition	Val	lue	Units	Remarks
Faranietei	Symbol	FIII	Condition	Min	Max	Ullits	Kemarks
$\begin{array}{c} \text{Pin floating} \ \Rightarrow \ \overline{\text{HAK}} \downarrow \\ \text{time} \end{array}$	txhal	HAK		30	t cp	ns	
HAK ↑ time ⇒ Pin valid time	t hahv	HAK		t cp	2 tcp	ns	

Note : There is more than 1 cycle from when HRQ reads in until the $\overline{\mbox{HAK}}$ is changed.




(9) UART0/1/2/3/4


(Ta = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, Vss = 0.0 V, fcp \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
raiailletei	Syllibol	FIII	Condition	Min	Max	Oilit	ixemaiks
Serial clock cycle time	tscyc	SCK0 to SCK4		8 tcp	_	ns	
$SCK \downarrow \; o \; SOT \; delay \; time$	tsLOV	SCK0 to SCK4, SOT0 to SOT4	Internal clock operation output	-80	+80	ns	
Valid SIN → SCK ↑	t ıvsh	SCK0 to SCK4, SIN0 to SIN4	pins are C _L = 80 pF + 1 TTL.	100		ns	
$SCK \uparrow \to Valid \; SIN \; hold \; time$	t sнıx	SCK0 to SCK4, SIN0 to SIN4		60		ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK4		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK4		4 tcp	_	ns	
$SCK \downarrow \; o \; SOT \; delay \; time$	t sLOV	SCK0 to SCK4, SOT0 to SOT4	External clock operation output		150	ns	
Valid SIN → SCK ↑	t ıvsh	SCK0 to SCK4, SIN0 to SIN4	pins are C _L = 80 pF + 1 TTL.	60		ns	
$SCK \! \uparrow \to Valid SIN hold time$	t shix	SCK0 to SCK4, SIN0 to SIN4		60		ns	

Notes: • AC characteristic in CLK synchronized mode.

- C_L is load capacity value of pins when testing.
- tcp is the machine cycle (Unit : ns)






(10) Trigger Input Timing

(Ta = -40 °C to +105 °C, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = 0.0 V)


Parameter	Symbol Pin		Condition	Val	lue	Unit	Remarks
raiametei	Syllibol	FIII	Condition	Min	Max	Oilit	Nemarks
Input pulse width	t trgh t trgl	INT0 to INT15, INT0R to INT15R, ADTG	_	5 tcp	_	ns	



(11) Timer Related Resource Input Timing

 $(T_A = -40 \, ^{\circ}\text{C to} + 105 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{fcp} \le 24 \, \text{MHz}, \, \text{Vss} = 0 \, \text{V})$


Parameter	Symbol	Pin	n Condition		lue	Unit	Remarks
raiametei	Syllibol	r III	Condition	Min	Max	Oilit	Kemarks
Input pulse width	ttiwh	TIN0 to TIN3, IN0 to IN7	_	4 tcp	_	ns	



(12) Timer Related Resource Output Timing

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10\%, \text{ fcp} \le 24 \text{ MHz}, \text{ Vss} = 0.0 \text{ V})$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
rarameter Symbo	Syllibol	F III	Condition	Min	Max	Oilit	iveillai ks
CLK ↑ ⇒ Touт change time	t TO	TOT0 to TOT3, PPG0 to PPGF	_	30		ns	




(13) I2C Timing

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V})$

Parameter	Symbol	Condition	Standard-mode		Fast-mode*4		Unit
Farameter	Syllibol	Condition	Min	Max	Min	Max	Oilit
SCL clock frequency	fscL		0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t HDSTA		4.0	_	0.6	_	μs
"L" width of the SCL clock	t LOW		4.7	_	1.3	_	μs
"H" width of the SCL clock	t HIGH		4.0	_	0.6	_	μs
Set-up time for a repeated START condition SCL↑→SDA↓	t susta	$R = 1.7 \text{ k}\Omega$,	4.7	_	0.6	_	μs
Data hold time SCL↓→SDA↓↑	t HDDAT	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data set-up time SDA↓↑→SCL↑	t sudat		250	_	100	_	ns
Set-up time for STOP condition SCL↑→SDA↑	tsusто	tsusto tbus	4.0	_	0.6	_	μs
Bus free time between a STOP and START condition	t BUS		4.7	_	1.3		μs

- *1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: The maximum thddat have only to be met if the device does not stretch the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.
- *4: For use at over 100 kHz, set the machine clock to at least 6 MHz.



5. A/D Converter

 $(T_{\text{A}} = -40 \,\, ^{\circ}\text{C to } + 105 \,\, ^{\circ}\text{C}, \, 3.0 \,\, \text{V} \leq \text{AVRH} - \text{AVRL}, \, \text{Vcc} = \text{AVcc} = 5.0 \,\, \text{V} \pm 10\%, \, \text{fcp} \leq 24 \,\, \text{MHz}, \, \text{Vss} = \text{AVss} = 0 \,\, \text{V})$

Parameter	Symbol	Pin		Value		Unit	Remarks					
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks					
Resolution	_	_	_	_	10	bit						
Total error	_	_	_	_	±3.0	LSB						
Nonlinearity error	_	_	_	_	±2.5	LSB						
Differential nonlinearity error		_	_	_	±1.9	LSB						
Zero reading voltage	Vот	AN0 to AN23	AVRL – 1.5	AVRL + 0.5	AVRL + 2.5	LSB						
Full scale reading voltage	VFST	AN0 to AN23	AVRH – 3.5	AVRH – 1.5	AVRH + 0.5	LSB						
Compare time								1.0		16,500	μs	4.5 V ≤ AVcc ≤ 5.5 V
Compare ume		_	2.0		10,300	μδ	4.0 V ≤ AVcc < 4.5 V					
Sampling time			0.5		∞	116	4.5 V ≤ AVcc ≤ 5.5 V					
Sampling time	_	_	1.2		ω	μs	4.0 V ≤ AVcc < 4.5 V					
Analog port input current	lain	AN0 to AN23	-0.3	_	+0.3	μΑ						
Analog input voltage range	Vain	AN0 to AN23	AVRL	_	AVRH	V						
Reference	_	AVRH	AVRL + 2.7	_	AVcc	V						
voltage range		AVRL	0	_	AVRH – 2.7	V						
Power supply	lΑ	AVcc	_	3.5	7.5	mA						
current	Іан	AVcc	_	_	5	μΑ	*					
Reference	IR	AVRH	_	600	900	μΑ						
voltage current	IRH	AVRH	_	_	5	μΑ	*					
Offset between input channels	_	AN0 to AN23	_	_	4	LSB						

^{*:} IF A/D convertor is not operating, a current when CPU is stopped is applicable (Vcc = AVcc = AVRH = 5.0 V). Note: The accuracy gets worse as AVRH – AVRL becomes smaller.

6. Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Non linearity : Deviation between a line across zero-transition line ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") error and full-scale transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion

characteristics.

Differential : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal linearity error value.

Total error : Difference between an actual value and an ideal value. A total error includes zero transition


error, full-scale transition error, and linear error.

Zero reading voltage

: Input voltage which results in the minimum conversion value.

Full scale reading voltage

: Input voltage which results in the maximum conversion value.



Total error of digital output "N" =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}}$$
 [LSB]


1 LSB = (Ideal value)
$$\frac{AVRH - AVRL}{1024}$$
 [V]

Vot (Ideal value) = AVRL + 0.5 LSB [V]

V_{FST} (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transitions from (N-1) to N.





69


7. Notes on A/D Converter Section

Use the device with external circuits of the following output impedance for analog inputs:

Recommended output impedance of external circuits are : Approx. 1.5 k Ω or lower (4.0 V \leq AVcc \leq 5.5 V, sampling period \leq 0.5 μ s)

If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors and on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.

If output impedance of an external circuit is too high, a sampling period for an analog voltage may be insufficient.




8. Flash Memory Program/Erase Characteristics

Parameter	Conditions		Value		Unit	Remarks
Farameter	Conditions	Min	Тур	Max	Onit	Remarks
Sector erase time		_	1	15	S	Excludes programming prior to erasure
Chip erase time	$T_A = +25 ^{\circ}C$ Vcc = 5.0 V	_	9	_	s	Excludes programming prior to erasure
Word (16 bit width) programming time			16	3,600	μs	Except for the over head time of the system
Programs/Erase cycle		10,000	_	_	cycle	
Flash Data Retension Time	Average T _A = +85 °C	20	_	_	Year	*


 $^{^*}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^{\circ}$ C) .


■ EXAMPLE CHARACTERISTICS


MB90F346A, MB90F346AS, MB90F346CA, MB90F346CAS





MB90F347A, MB90F347AS, MB90F347CA, MB90F347CAS


















■ ORDERING INFORMATION


Part number	Package	Remarks
MB90F342APF		
MB90F342ASPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90F342CAPF		
MB90F342CASPF		
MB90F342APFV		
MB90F342ASPFV	100-pin Plastic LQFP	
MB90F342CAPFV	(FPT-100P-M05)	
MB90F342CASPFV	7	
MB90F343APF		
MB90F343ASPF	100-pin Plastic QFP	
MB90F343CAPF	(FPT-100P-M06)	
MB90F343CASPF	7	
MB90F343APFV		
MB90F343ASPFV	100-pin Plastic LQFP	
MB90F343CAPFV	(FPT-100P-M05)	
MB90F343CASPFV		
MB90F345APF		
MB90F345ASPF	100-pin Plastic QFP	
MB90F345CAPF	(FPT-100P-M06)	
MB90F345CASPF		
MB90F345APFV		
MB90F345ASPFV	100-pin Plastic LQFP	
MB90F345CAPFV	(FPT-100P-M05)	
MB90F345CASPFV		
MB90F346APF		
MB90F346ASPF	100-pin Plastic QFP	
MB90F346CAPF	(FPT-100P-M06)	
MB90F346CASPF	7	
MB90F346APFV		
MB90F346ASPFV	100-pin Plastic LQFP	
MB90F346CAPFV	(FPT-100P-M05)	
MB90F346CASPFV		

Part number	Package	Remarks
MB90F347APF		
MB90F347ASPF	100-pin Plastic QFP	
MB90F347CAPF	(FPT-100P-M06)	
MB90F347CASPF		
MB90F347APFV		
MB90F347ASPFV	100-pin Plastic LQFP	
MB90F347CAPFV	(FPT-100P-M05)	
MB90F347CASPFV		
MB90F349APF		
MB90F349ASPF	100-pin Plastic QFP	
MB90F349CAPF	(FPT-100P-M06)	
MB90F349CASPF		
MB90F349APFV		
MB90F349ASPFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB90F349CAPFV		
MB90F349CASPFV		
MB90341APF	100-pin Plastic QFP	
MB90341ASPF		
MB90341CAPF	(FPT-100P-M06)	
MB90341CASPF		
MB90341APFV		
MB90341ASPFV	100-pin Plastic LQFP	
MB90341CAPFV	(FPT-100P-M05)	
MB90341CASPFV		
MB90342APF		
MB90342ASPF	100-pin Plastic QFP	
MB90342CAPF	(FPT-100P-M06)	
MB90342CASPF		
MB90342APFV		
MB90342ASPFV	100-pin Plastic LQFP	
MB90342CAPFV	(FPT-100P-M05)	
MB90342CASPFV		

Part number	Package	Remarks
MB90346APF		
MB90346ASPF	100-pin Plastic QFP	
MB90346CAPF	(FPT-100P-M06)	
MB90346CASPF		
MB90346APFV		
MB90346ASPFV	100-pin Plastic LQFP	
MB90346CAPFV	(FPT-100P-M05)	
MB90346CASPFV		
MB90347APF		
MB90347ASPF	100-pin Plastic QFP	
MB90347CAPF	(FPT-100P-M06)	
MB90347CASPF		
MB90347APFV		
MB90347ASPFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB90347CAPFV		
MB90347CASPFV		
MB90348APF		
MB90348ASPF	100-pin Plastic QFP	
MB90348CAPF	(FPT-100P-M06)	
MB90348CASPF		
MB90348APFV		
MB90348ASPFV	100-pin Plastic LQFP	
MB90348CAPFV	(FPT-100P-M05)	
MB90348CASPFV		
MB90349APF		
MB90349ASPF	100-pin Plastic QFP	
MB90349CAPF	(FPT-100P-M06)	
MB90349CASPF		
MB90349APFV		
MB90349ASPFV	100-pin Plastic LQFP	
MB90349CAPFV	(FPT-100P-M05)	
MB90349CASPFV		
MB90V340A-101	299-pin Ceramic PGA	For evaluation
MB90V340A-102	(PGA-299C-A01)	i di evaluatidii

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0405

© FUJITSU LIMITED Printed in Japan