### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	
REF to GND	
OUT, INV to GND	0.3V to V <sub>DD</sub>
RFB to INV	6V to +6V
RFB to GND	6V to +6V
Maximum Current into Any Pin	50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}$	
8-Pin µMAX (derate 4.5mW/°C above +	70°C)362mW
10-Pin µMAX (derate 5.6mW/°C above -	+70°C)444mW

Operating Temperature Ranges	
MAX514_ EUA	40°C to +85°C
MAX514_ EUB	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Maximum Die Temperature	+150°C
Lead Temperature (soldering, 10	)s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=+3V~(MAX5143/MAX5144)~or~+5V~(MAX5141/MAX5142),~V_{REF}=+2.5V,~T_{A}=T_{MIN}~to~T_{MAX},~C_{L}=10pF,~GND=0,~R_{L}=\infty,~t_{L}=0$  unless otherwise noted. Typical values are at  $T_{A}=+25^{\circ}C.)$ 

PARAMETER	SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE—ANALOG SECTION							
Resolution	N		14			Bits	
Differential Nonlinearity	DNL	Guaranteed monotonic		±0.5	±1	LSB	
Integral Nonlinearity	INL	MAX514_		±0.5	±1	LSB	
Zero-Code Offset Error	ZSE				±2	LSB	
Zero-Code Tempco	ZS <sub>TC</sub>			±0.05		ppm/°C	
Gain Error (Note 1)					±10	LSB	
Gain-Error Tempco				±0.1		ppm/°C	
DAC Output Resistance	Rout	(Note 2)		6.2		kΩ	
Bipolar Resistor Matching		R <sub>FB</sub> /R <sub>INV</sub>	1			0/	
bipolar nesistor Matering		Ratio error			±0.03	- %	
Bipolar Zero Offset Error					±20	LSB	
Bipolar Zero Tempco	BZSTC			±0.5		ppm/°C	
Davida Comarko Daia atiana	PSR	$+2.7V \le V_{DD} \le +3.3V \text{ (MAX5143/MAX5144)}$	±1		LSB		
Power-Supply Rejection	PSR	$+4.5V \le V_{DD} \le +5.5V \text{ (MAX5141/MAX5142)}$		±1		LOD	
Reference Input Range	VREF	(Note 3)	2.0		V <sub>DD</sub>	V	
	VHEF	Unipolar mode	10		עט י	V	
Reference Input Resistance (Note 4)	R <sub>REF</sub>	Bipolar mode	6			kΩ	
DYNAMIC PERFORMANCE—	 ·ANALOG SE	'					
Voltage-Output Slew Rate SR		(Note 5)		15		V/µs	
Output Settling Time		To ±1/2LSB of FS	1			μs	
DAC Glitch Impulse		Major-carry transition		7		nV-s	
Digital Feedthrough		Code = 0000 hex; $\overline{\text{CS}}$ = V <sub>DD</sub> ; SCLK, DIN = 0V to V <sub>DD</sub> levels		0.2		nV-s	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +3V \text{ (MAX5143/MAX5144) or } +5V \text{ (MAX5141/MAX5142)}, V_{REF} = +2.5V, T_{A} = T_{MIN} \text{ to } T_{MAX}, C_{L} = 10 \text{pF}, GND = 0, RL = \infty, unless otherwise noted. Typical values are at T_{A} = +25°C.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE—R	EFERENCE	SECTION		I.				
Reference -3dB Bandwidth	BW	Code = 3FFF hex			1		MHz	
Reference Feedthrough		Code = 0000 hex, VRE	F = 1V <sub>P-P</sub> at 100kHz	1			mV <sub>P-P</sub>	
Signal-to-Noise Ratio	SNR				92		dB	
Reference Input Capacitance	CINIDEE	Code = 0000 hex		70				
neierence input Capacitance	CINREF	Code = 3FFF hex			170		pF	
STATIC PERFORMANCE—DIG	ITAL INPUT	S						
Input High Voltage	VIH						V	
Input Low Voltage	VIL					0.8	V	
Input Current	I <sub>IN</sub>					±1	μΑ	
Input Capacitance	CIN	(Note 6)			3	10	pF	
Hysteresis Voltage	VH				0.15		V	
POWER SUPPLY								
Positive Supply Range (Note 7)	V <sub>DD</sub>	MAX5143/MAX5144		2.7		3.6	V	
		MAX5141/MAX5142		4.5		5.5	V	
Positive Supply Current	I <sub>DD</sub>	All digital inputs at V <sub>DD</sub> or GND			0.12	0.20	mA	
Power Dissipation	PD	All digital inputs at	MAX5143/MAX5144		0.36		mW	
	70	V <sub>DD</sub> or GND MAX5141/MAX5142			0.60		7 11100	

### TIMING CHARACTERISTICS

 $(V_{DD} = +2.7V \text{ to } +3.3V \text{ (MAX5143/MAX5144)}, V_{DD} = +4.5V \text{ to } +5.5V \text{ (MAX5141/MAX5142)}, V_{REF} = +2.5V, GND = 0, CMOS inputs, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Figure 1)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fCLK				25	MHz
SCLK Pulse Width High	tch		20			ns
SCLK Pulse Width Low	tCL		20			ns
CS Low to SCLK High Setup	tcsso		15			ns
CS High to SCLK High Setup	tcss1		15			ns
SCLK High to $\overline{\text{CS}}$ Low Hold	tcsH0	(Note 6)	35			ns
SCLK High to $\overline{CS}$ High Hold	tCSH1		20			ns
DIN to SCLK High Setup	tDS		15			ns
DIN to SCLK High Hold	tDH		0			ns
CLR Pulse Width Low	tclw		20			ns
V <sub>DD</sub> High to $\overline{\text{CS}}$ Low (Power-Up Delay)				20		μs

- Note 1: Gain error tested at V<sub>REF</sub> = +2.0V, +2.5V, and +3.0V (MAX5143/MAX5144) or V<sub>REF</sub> = +2.0V, +2.5V, +3.0V, and +5.0V (MAX5141/MAX5142).
- **Note 2:** ROUT tolerance is typically ±20%.
- Note 3: Min/max range guaranteed by gain-error test. Operation outside min/max limits will result in degraded performance.
- Note 4: Reference input resistance is code dependent, minimum at 2155 hex in unipolar mode, 1155 hex in bipolar mode.
- Note 5: Slew-rate value is measured from 10% to 90%.
- Note 6: Guaranteed by design. Not production tested.
- Note 7: Guaranteed by power-supply rejection test and Timing Characteristics.



## **Typical Operating Characteristics**


 $(V_{DD} = +3V (MAX5143/MAX5144) \text{ or } +5V (MAX5141/MAX5142), V_{REF} = +2.5V, T_{A} = T_{MIN} \text{ to } T_{MAX}, GND = 0, R_{L} = \infty, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.)$ 





4 \_\_\_\_\_\_\_\_\_/N/1XI/M

## Typical Operating Characteristics (continued)

 $(V_{DD} = +3V \text{ (MAX5143/MAX5144) or } +5V \text{ (MAX5141/MAX5142)}, V_{REF} = +2.5V, T_A = T_{MIN} \text{ to } T_{MAX}, GND = 0, R_L = \infty, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ 







## **Pin Descriptions**

PII	V			
MAX5141 MAX5143	MAX5142 MAX5144	NAME	FUNCTION	
1	1	REF	Voltage Reference Input	
2	2	CS	Chip-Select Input	
3	3	SCLK	Serial Clock Input. Duty cycle must be between 40% and 60%.	
4	4	DIN	Serial Data Input	
5	5	CLR	CLR Clear Input. Logic low asynchronously clears the DAC to code 0 (MAX5141/MAX5143) or code 8192 (MAX5142/MAX5144).	
6	6	OUT	DAC Output Voltage	
_	7	INV	Junction of Internal Scaling Resistors. Connect to external op amp's inverting input in bipolar mode.	
_	8	RFB	Feedback Resistor. Connect to external op amp's output in bipolar mode.	
7	9	$V_{\mathrm{DD}}$	Supply Voltage. Use +3V for MAX5143/MAX5144 and +5V for MAX5141/MAX5142.	
8	10	GND	Ground	




Figure 1. Timing Diagram

6 \_\_\_\_\_\_ /N/XI/M




Figure 2a. Typical Operating Circuit—Unipolar Output




Figure 2b. Typical Operating Circuit—Bipolar Output

### **Detailed Description**

The MAX5141–MAX5144 voltage-output, 14-bit digital-to-analog converters (DACs) offer full 14-bit performance with less than 1LSB integral linearity error and less than 1LSB differential linearity error, thus ensuring monotonic performance. Serial data transfer minimizes the number of package pins required.

The MAX5141-MAX5144 are composed of two matched DAC sections, with a 10-bit inverted R-2R DAC forming the ten LSBs and the four MSBs derived from 15 identically matched resistors. This architecture allows the lowest glitch energy to be transferred to the DAC output on major-carry transitions. It also lowers the DAC output impedance by a factor of eight compared

MIXIM

to a standard R-2R ladder, allowing unbuffered operation in medium-load applications.

The MAX5142/MAX5144 provide matched bipolar offset resistors, which connect to an external op amp for bipolar output swings (Figure 2b).

#### **Digital Interface**

The MAX5141–MAX5144 digital interface is a standard 3-wire connection compatible with SPI/QSPI/MICROWIRE interfaces. The chip-select input  $\overline{(CS)}$  frames the serial data loading at the data-input pin (DIN). Immediately following  $\overline{CS}$ 's high-to-low transition, the data is shifted synchronously and latched into the input register on the rising edge of the serial clock input (SCLK). After 16 bits (14 data bits, plus two subbits set to zero) have been loaded into the serial input register, it transfers its contents to the DAC latch on  $\overline{CS}$ 's low-to-high transition (Figure 3). Note that if  $\overline{CS}$  is not kept low during the entire 16 SCLK cycles, data will be corrupted. In this case, reload the DAC latch with a new 16-bit word.

## Clearing the DAC

A 20ns (min) logic low pulse on  $\overline{\text{CLR}}$  asynchronously clears the DAC buffer to code 0 in the MAX5141/MAX5143 and to code 8192 in the MAX5142/MAX5144.

#### **External Reference**

The MAX5141–MAX5144 operate with external voltage references from +2V to  $V_{DD}$ . The reference voltage determines the DAC's full-scale output voltage.

#### Power-On Reset

The power-on reset circuit sets the output of the MAX5141/MAX5143 to code 0 and the output of the MAX5142/MAX5144 to code 8192 when  $V_{DD}$  is first

applied. This ensures that unwanted DAC output voltages will not occur immediately following a system power-up, such as after a loss of power.

### **Applications Information**

#### **Reference and Ground Inputs**

The MAX5141-MAX5144 operate with external voltage references from +2V to VDD, and maintain 14-bit performance if certain guidelines are followed when selecting and applying the reference. Ideally, the reference's temperature coefficient should be less than 0.5ppm/°C to maintain 14-bit accuracy to within 1LSB over the -40°C to +85°C extended temperature range. Since this converter is designed as an inverted R-2R voltage-mode DAC, the input resistance seen by the voltage reference is code dependent. In unipolar mode, the worst-case input-resistance variation is from  $11.5k\Omega$  (at code 2155 hex) to  $200k\Omega$  (at code 0000 hex). The maximum change in load current for a +2.5V reference is +2.5V / 11.5k $\Omega$  = 217 $\mu$ A; therefore, the required load regulation is 28ppm/mA for a maximum error of 0.1LSB. This implies a reference output impedance of less than  $72m\Omega$ . In addition, the signal-path impedance from the voltage reference to the reference input must be kept low because it contributes directly to the load-regulation error.

The requirement for a low-impedance voltage reference is met with capacitor bypassing at the reference inputs and ground. A 0.1µF ceramic capacitor with short leads between REF and GND provides high-frequency bypassing. A surface-mount ceramic chip capacitor is preferred because it has the lowest inductance. An additional 1µF between REF and GND provides low-frequency bypassing. A low-ESR tantalum, film, or organic semiconductor capacitor works well. Leaded capacitors are acceptable because impedance is not as criti-




Figure 3. MAX5141-MAX5144 3-Wire Interface Timing Diagram

cal at lower frequencies. The circuit can benefit from even larger bypassing capacitors, depending on the stability of the external reference with capacitive loading.

#### **Unbuffered Operation**

Unbuffered operation reduces power consumption as well as offset error contributed by the external output buffer. The R-2R DAC output is available directly at OUT, allowing 14-bit performance from +VREF to GND without degradation at zero scale. The DAC's output impedance is also low enough to drive medium loads (RL > 60k $\Omega$ ) without degradation of INL or DNL; only the gain error is increased by externally loading the DAC output.

#### **External Output Buffer Amplifier**

The requirements on the external output buffer amplifier change whether the DAC is used in unipolar or bipolar operational mode. In unipolar mode, the output amplifier is used in a voltage-follower connection. In bipolar mode (MAX5142/MAX5144 only), the amplifier operates with the internal scaling resistors (Figure 2b). In each mode, the DAC's output resistance is constant and is independent of input code; however, the output amplifier's input impedance should still be as high as possible to minimize gain errors. The DAC's output capacitance is also independent of input code, thus simplifying stability requirements on the external amplifier.

In bipolar mode, a precision amplifier operating with dual power supplies (such as the MAX400) provides the ±VREF output range. In single-supply applications, precision amplifiers with input common-mode ranges including GND are available; however, their output swings do not normally include the negative rail (GND) without significant degradation of performance. A single-supply op amp, such as the MAX495, is suitable if the application does not use codes near zero.

Since the LSBs for a 14-bit DAC are extremely small (152.6µV for VREF = +2.5V), pay close attention to the external amplifier's input specification. The input offset voltage can degrade the zero-scale error and might require an output offset trim to maintain full accuracy if the offset voltage is greater than 1/2LSB. Similarly, the input bias current multiplied by the DAC output resistance (typically  $6.25k\Omega$ ) contributes to zero-scale error. Temperature effects also must be taken into consideration. Over the -40°C to +85°C extended temperature range, the offset voltage temperature coefficient (referenced to +25°C) must be less than  $0.95\mu\text{V}/\text{°C}$  to add less than 1/2LSB of zero-scale error. The external amplifier's input resistance forms a resistive divider with

the DAC output resistance, which results in a gain error. To contribute less than 1/2LSB of gain error, the input resistance typically must be greater than:

$$6.25$$
k $\Omega \times 2^{15} = 205$ M $\Omega$ 

The settling time is affected by the buffer input capacitance, the DAC's output capacitance, and PC board capacitance. The typical DAC output voltage settling time is 1µs for a full-scale step. Settling time can be significantly less for smaller step changes. Assuming a single time-constant exponential settling response, a full-scale step takes 10.4 time constants to settle to within 1/2LSB of the final output voltage. The time constant is equal to the DAC output resistance multiplied by the total output capacitance. The DAC output capacitance is typically 10pF. Any additional output capacitance increases the settling time.

The external buffer amplifier's gain-bandwidth product is important because it increases the settling time by adding another time constant to the output response. The effective time constant of two cascaded systems, each with a single time-constant response, is approximately the root square sum of the two time constants. The DAC output's time constant is 1µs / 10.4 = 96ns, ignoring the effect of additional capacitance. If the time constant of an external amplifier with 1MHz bandwidth is 1 /  $2\pi$  (1MHz) = 159ns, then the effective time constant of the combined system is:

$$\sqrt{\left[ (96\text{ns})^2 + (159\text{ns})^2 \right]} = 186\text{ns}$$

This suggests that the settling time to within 1/2LSB of the final output voltage, including the external buffer amplifier, will be approximately  $10.4 \times 186$ ns = 1.93µs.

### **Digital Inputs and Interface Logic**

The digital interface for the 14-bit DAC is based on a 3-wire standard that is compatible with SPI, QSPI, and MICROWIRE interfaces. The three digital inputs ( $\overline{\text{CS}}$ , DIN, and SCLK) load the digital input data serially into the DAC.

A 20ns (min) logic low pulse to  $\overline{\rm CLR}$  clears the data in the DAC buffer.

All of the digital inputs include Schmitt-trigger buffers to accept slow-transition interfaces. This means that optocouplers can interface directly to the MAX5141–MAX5144 without additional external logic. The digital inputs are compatible with TTL/CMOS-logic levels.

#### **Unipolar Configuration**

Figure 2a shows the MAX5141–MAX5144 configured for unipolar operation with an external op amp. The op amp is set for unity gain, and Table 1 lists the codes for this circuit. Bipolar MAX5142/MAX5144 can also be used in unipolar configuration by connecting RFB and INV to REF. This allows the DAC to power up to midscale.

#### **Bipolar Configuration**

Figure 2b shows the MAX5141-MAX5144 configured for bipolar operation with an external op amp. The op amp is set for unity gain with an offset of -1/2VREF. Table 2 shows the offset binary codes for this circuit (less than 0.25 inches).

### Power-Supply Bypassing and Ground Management

Bypass V<sub>DD</sub> with a 0.1µF ceramic capacitor connected between V<sub>DD</sub> and GND. Mount the capacitor with short leads close to the device (less than 0.25 inches).


**Table 1. Unipolar Code Table** 

DAC LATCH	CONTENTS	ANALOG OUTPUT, V <sub>OUT</sub>		
MSB LSB		ANALOG GOTFOT, VOU		
1111 111	1 1111 11	V <sub>REF</sub> × (16,383 / 16,384)		
1000 0000 0000 00		$V_{REF} \times (8192 / 16,384) = 1/2 V_{REF}$		
0000 0000	0000 01	V <sub>REF</sub> × (1 / 16,384)		

**Table 2. Bipolar Code Table** 

DAC LATCH	I CONTENTS	ANALOG OUTPUT, V <sub>OUT</sub>		
MSB	LSB	ANALOG OUTFUT, VOUT		
1111 111	1 1111 11	+V <sub>REF</sub> × (8191 / 8192)		
1000 000	00 0000 01	+V <sub>REF</sub> × (1 / 8192)		
1000 000	00 0000 00	OV		
0111 111	1 1111 11	-V <sub>REF</sub> × (1 / 8192)		
0000 0000	00 0000 00	-V <sub>REF</sub> × (8192 / 8192) = -V <sub>REF</sub>		

### **Functional Diagrams**




## Chip Information

TRANSISTOR COUNT: 2800 PROCESS: BICMOS


10 \_\_\_\_\_\_ /I/XI/VI

## Package Information



MIXIM

### Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600\_

\_12

MAX5141-MAX5144