

Table of Contents	Page
Typical Connection Diagram	1
Description/Feature Comparison	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	5
Static Electrical Characteristics	6
Dynamic Electrical Characteristics	7
Functional Block Diagram	8
Input/Output Pin Equivalent Circuit Diagram	9
Lead Definitions	10
Lead Assignments	10
Application Information and Additional Details	11
Parameter Temperature Trends	16
Package Details	21
Tape and Reel Details	22
Part Marking Information & Ordering Information	23



## Description

The AUIRS20302S is a three phase gate driver dedicated to BLDC motor drive up to 600W. Proprietary HVIC technology enables this rugged monolithic design with enforced Automotive ESD & Latch-up grades. Primarily designed for 24V battery application, its drive capability goes from 12v to 200V which cover all the abnormal conditions of the vehicle. The gate drive circuitry features cross-conduction preventive and minimum dead-time blocks. It is powered by a constant voltage so that the gate drives never exceed 17V including during Load Dump condition.

An external MOSFET is acting as a pre-regulator. The inner charge pump and voltage control loop drives its gate in order to keep the VPR pin constant when the battery voltage varies. The AUIRS20302S also features an overcurrent protection that definitively shuts down all gates in case of short-circuit. The fault condition is reset by cycling the FRST pin while the I.C is disabled. A blanking time, synchronized with each high side switch command, avoids any premature triggering of the protection.

The logic control block of the AUIRS20302S is developed in order to support a fast and reliable 3 phase BLDC design. For example, its inputs are compatible with the 3.3V logic processors and feature a short-pulse/noise rejection filter. The 6 commands include matched propagation delays, shoot-through protections and minimum dead-time. The bootstrap capacitor voltage of each phase is monitored independently (UVLO). Also, the maximum gate voltage is controlled by the pre-regulator in all conditions. No linear or abnormal gate drive is possible. The VPR pin can also supply the surrounding system components if the total consumption doesn't exceed 0.1A.



## **Qualification Information**<sup>†</sup>

Qualification Level		Automotive (per AEC-Q100 <sup>††</sup> ) Comments: This family of ICs has passed an Automotive qualification. IR's Industrial and Consumer qualification level is		
		granted by extension of th	ne higher Automotive level.	
Moisture Sensitivity Level		SOIC28	MSL3 <sup>†††</sup> 260°C (per IPC/JEDEC J-STD-020)	
Machine Model		M1 (+/-200V) (per AEC-Q100-003)		
ESD	Human Body Model	H1B (+/-2000V) (per AEC-Q100-002)		
Charged Device Model		C3B (+/-500 V) (per AEC-Q100-011)		
IC Latch-Up Test		Class II Level A (per AEC-Q100-004)		
RoHS Compliant			Yes	

+ Qualification standards can be found at International Rectifier's web site <u>http://www.irf.com/</u>

**††** Exceptions to AEC-Q100 requirements are noted in the qualification report.

+++ Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



## **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to VSS, all currents are defined positive into any lead. An operation above the absolute maximum limit is not implied and could damage the part. The thermal resistance and power dissipation ratings are measured under board mounted and free air conditions

Symbol	Definition	Min.	Max.	Units
V <sub>B1,2,3</sub>	High side floating supply voltage	-0.3	220	
V <sub>HO1,2,3</sub>	High side floating output voltage	V <sub>S1,2,3</sub> - 0.3	$V_{B 1,2,3} + 0.3$	
V <sub>S1,2,3</sub>	High side offset voltage	V <sub>B 1,2,3</sub> - 20	$V_{B 1,2,3} + 0.3$	
VPR	Low side supply voltage	-0.3	17	
VCP	Charge pump output voltage	-0.3	17	
COM	Power ground	-5	5	V
$V_{LO1,2,3,/FLT}$	Low side output voltage LO#; FLT pin	-0.3	VPR + 0.3	
V <sub>IN</sub>	Input pin voltage (LIN#, HIN#,)	-0.3	VPR + 0.3	
Can/Cap	Over-current comparator inputs	-0.3	VPR + 0.3	
EN/Frst	Enable & Fault Reset inputs	-0.3	VPR + 0.3	
dV/dt	High side floating voltage slew rate		50	V/ns
Rth <sub>JA</sub>	Junction to ambient thermal resistance		80	°C/W
T <sub>J</sub>	Maximum operating junction temperature		150	
Ts	Maximum storage temperature	-55	150	°C
T <sub>Reflow</sub>	Reflow max. temperature (60 sec.)		260	

## **Recommended Operating Conditions**

The Input/Output timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are referenced to VSS. The VS & COM offset rating are tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V <sub>B1,2,3</sub>	High side floating supply voltage	$V_{S1,2,3}+6$	V <sub>\$1,2,3</sub> +19	
V <sub>HO 1,2,3</sub>	High side output voltage HO#	V <sub>S1,2,3</sub> -0.3	V <sub>B1,2,3</sub> +0.3	
V <sub>S 1,2,3</sub>	High side floating supply voltage	(Note 1)	200	
VPR	Low side supply voltage	6	17	
V <sub>LO1,2,3</sub>	Low side output voltage LO#	-0.3	VPR+0.3	
COM	Power ground	-5	5	V
V <sub>HO1,2,3</sub>	High side output voltage	V <sub>S1,2,3</sub>	V <sub>B1,2,3</sub>	
V <sub>LO1,2,3</sub>	Low side output voltage	COM	VPR	
V <sub>IN</sub>	Logic input voltage LIN, HIN, EN, CAp, CAn, FRST	V <sub>ss</sub> -0.3	VPR	
Vcan/cap	Common mode voltage on the CAN & CAP inputs	0	5	
VCP	Charge Pump Output Voltage	-	15	

Note 1: Logic operational for V<sub>S</sub> between COM -5V to COM +200V. Logic state held for V<sub>S</sub> of COM -5 to COM – V<sub>BS</sub>. (Please refer to the Design Tip DT97 -3 for more details).



## **Static Electrical Characteristics**

Unless otherwise noted, these specifications apply for an operating junction temperature range of  $-40^{\circ}C \le Tj \le 125^{\circ}C$  with bias conditions of VBIAS (VPR,VBS 1,2,3) = 15V. The VIN , VTH and IN parameters are referenced to VSS and are applicable to all six channels (HS 1,2,3 and LS 1,2,3). The VO and IO parameters are referenced to COM and VS 1,2,3 and are applicable to the respective output leads: LO1,2,3 and HO1,2,3.

Symbol	Definition		Min	Тур	Max	Units	<b>Test Conditions</b>
VIN,th+	Input positive going threshold	d (Hin#, Lin#, EN, FRST)	-	1.9	2.5		
VIN,th-	Input negative going threshol	d (Hin#, Lin#, EN, FRST)	0,7	1	-	V	
Iin+	Input bias current (Lin#, Hin#, I	EN, FRST)	15	100	220		Vin=5V
Iin-	Input bias current (Lin#, Hin#, I	EN, FRST)	-1	0	1	μA	Vin=0V
VPR,UVth+	VPR supply undervoltage po	sitive going threshold (note 2)	6.4	7.2	8,2		
VPR,UVth-	VPR supply undervoltage neg	gative going threshold (note 2)	6	6.7	7.6		
VPR,UVhys	VPR supply undervoltage hys	steresis (note 2)	0.4	0.5	0.7		
VBS, UVth+	VBS supply undervoltage pos	sitive going threshold	6.4	7.2	8,2	V	
VBS, UVth-	VBS supply undervoltage neg	gative going threshold	6	6.7	7.6		
VBS, UVhys	VBS supply undervoltage hys	steresis	0.4	0.5	0.7		
I <sub>LK</sub>	Offset supply leakage current	t	-	5	50		VB=VS=200V
Iqbs	Quiescent VBS supply currer	nt	20	45	120	μA	
Iqpr	Quiescent VPR supply currer	1	2,5	5	mA	VPR=14V	
V <sub>OH</sub>	High level output voltage, VI	0,2	0.9	1.4			
V <sub>OL</sub>	Low level output voltage, VC	0,05	0.2	0.6	V	Io =20mA	
Io+	Output high short circuit puls	105	200	450	mA	Vo =0V, PW ≤10 μs	
Io-	Output low short circuit p	ulsed current, HO#,LO#	210	350	650	mA	Vo =15V, PW ≤10 μs
VCP	Charge pump output voltage	VPR=4V	5	6	7,5		·
		VPR=8V	10	13	15	v	Rext=100kΩ
		VPR=9V	13	15	17	v	Reat TOORS2
		VPR=14V	13	15	17		
ICP+	Charge Pump source current	VPR=6V	100	200	400	μA	
ICP-	Charge Pump sink current	VPR=14V	200	500 5	1000 10		
Vcl_Vcp				18.6	21	mA	Ion-10m A
VCI_VCP VFLT	Vcp pin Active Clamp FLT low output voltage			10.0	0.8	V	Icp=10mA
Ican1	Comparator input high bias current			-	0.8 7	v	$I_{FLT} = 10mA$ $Can=5V$
	Comparator input low bias current			-	7	μA	Can=0V
Ican0	A A			-	-		
Voff	Comparator input offset		-33	-	33	mV	Vcap= 5V
Tfrst	Minimum FAULT RESET tim	me	20	-	-	us	
Ton_EN	Minimum ENABLE time		20	-	-	us	

(note 2):. UVPR is latched; when VPR>UVPR, FAULT remains pulled down. This leads to have the FAULT active and latched at VPR ramp up if no fault reset occurs.



## **Dynamic Electrical Characteristics**

Unless otherwise noted, these specifications apply for an operating junction temperature range of  $-40^{\circ}C \le Tj \le 125^{\circ}C$  with bias conditions of VPR = VBS = 15V, VS1,2,3 = VSS = COM, and CL = 1000 pF.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
Ton	Turn-on propagation delay, LO#, HO#	350	550	850		
Toff	Turn-off propagation delay, LO#, HO#	350	600	850	nS	$\mathbf{V} = 0 + 5\mathbf{V}$
LOt <sub>r</sub> , HOt <sub>r</sub>	Turn-on rise time LO#, HO#	10	100	300	115	$V_{IN} = 0 \& 5V$
LOt <sub>f</sub> , HOt <sub>r</sub>	Turn-off fall time LO#, HO#	5	35	75		
T <sub>oc</sub>	Over-current to output shutdown response time	-	1	1.7		
Tflt	Over-current FLT response time	-	0.7	1.2	uS	$V_{(Can)}$ - $V_{(Cap)}$ =1V
t <sub>blank</sub>	Current limit blanking time	5	6	7.5		
tFILIN	Input filter time (HIN, LIN)	200	270	510	<b>"</b> C	$V_{IN} = 0 \& 5V$
DT	Dead-time	420	700	1000	nS	VPR=15V

### **Truth Table**


This table is valid for voltages ranges defined in the recommended operating conditions section.

ENABLE	CAN>CA	FRST	LIN#/HIN	LO#/HO#	FLT	Comments
	Р		#			
0	0	0	Х	0	No Change	FLT keeps showing same status
0	1	0	Х	0	Vss	
0	0	1	Х	0	Open	FLT Reset Sequence (Note3)
0	1	1	Х	0	Vss	
1	0	Х	LIN#/HIN#	LO#/HO#	Open	Normal Operation: An anti-shoot-through logic prevents each channel from turning on simultaneously the HS and LS switches
1	1	0	LIN#/HIN#	0	Vss	Over-current detection (FLT)
1 *	1*	1 *	LIN#/HIN# *	LO#/HO# *	Open*	* Not recommended (cycling on default)

Note 3: The proper sequence to reset the Fault latch is to first set EN at 0V and then cycle the FRST pin. The gate drives return to normal operation when EN is set again at 5V.




## **Functional Block Diagram**



Downloaded from Arrow.com.



## Input/Output Pin Equivalent Circuit Diagram





## Lead Definitions

Symbol	Description		
HIN#	Input for high side gate drive – Active high		
LIN#	Input for low side gate drive – active high		
VSS	Logic Ground		
VCP	Pre-regulated MOSFET gate output – Analog gate drive		
VPR	Power supply pin of the I.C (equivalent to Vcc)		
LO#	Low side gate driver outputs (1,2 & 3)		
COM	Common low side gate drive return pin & Power Ground		
CAP	Non inverting input of the over-current comparator		
CAN	Inverting input of the over-current comparator		
VS#	High side floating supply return (1, 2 & 3)		
HO#	High side gate driver outputs (1, 2 & 3)		
VB#	High side floating supply (1, 2 & 3)		
EN	Enable input – Active high		
FAULT	Fault output pin – Open collector		
FRST	Fault Reset input pin – Active high		

## Lead Assignments

1	EN HIN1	$\bigcirc$	FRST 28 FLT 27
3 - 4 - 5 - 6 - 7	HIN2 HIN3 LIN1 LIN2 LIN3	AUIRS	VB1 26   HO1 25   VS1 24   VB2 23   HO2 22
7 8 9 10 11 12 13	VSS VCP VPR LO1 LO2 LO3	20302 S	HO2 22   VS2 21   VB3 20   HO3 19   VS3 18   CAp 17   CAn 16
14	COM		nc 15

## **Application Information and Additional Details**

#### Input Short-Pulse / Noise Rejection Filter

The inputs of this I.C are compatible with CMOS and TTL standards. The AUIRS20302S has been designed in order to also interface the 3.3V logic signals. The VIN th+ and VIN th- thresholds of the input Schmitt trigger were set to 1.9V and 1V (typical). Figure #1 shows the inner logic signal versus the input profile.




Figure 1: Input Thresholds

A filter is then implemented just after the Schmitt trigger on every input pin. HIN & LIN feature a 270 ns filter (typical) while FRST & EN have a 50 ns one. Its principle greatly improves the input/output pulse symmetry as well as helps reject noise spikes. The behaviour of the input filters is presented in the Figure #2. The parameter tFILIN represents the minimum pulse duration to pass the filter.

### Logic Control Block

This block centralizes all the logic signals in order to: Generate the proper Outputs drives with minimum dead-time insertion, prevent shoot-through sequences, blank premature triggering of the short-circuit comparator and reset the FAULT flag. The enable pin (EN) switches off all outputs immediately in case of an urgent system request. It actually can be used to cycle the gates. The figure #3 shows all the signals timing.





Figure 2: Input Filter




The AUIRS20302S features an embedded dead-time circuitry. It inserts a minimum time period in which both the high and low side switches are forced OFF. By this mean and for each leg, each power switch is fully off before the next one turns on. This dead-time is automatically inserted by the AUIRS20302S including when the command sequence does include a shorter DT. Sequences with larger dead-time are not affected by the driver. Figures #4 & 5 show the dead-time principle and timing on the outputs. The dead-times are matched not only for each leg (high side / low side matching) but also among the three legs.



#### Protection Blanking time & Fault Reset Sequence


The CAN and CAP pins are intended to interface a shunt. In case of over-current protection (CAN>CAP), the FLT pin and all the gates are pulled down. There is a blanking time circuitry on the over-current protection. The comparator output is ignored for ( $t_{blank}$ )  $\mu$ S after each HINx rising edge. The fault reset is achieved by the following sequence: a) force EN pin to Gnd and b) cycle the FRST pin for the recommended minimum time ( $t_{frst}$ ). Then, pulling-up again the EN pin resumes normal operation. Figure #6 shows the fault and output sequences while figure #7 emphasizes the reset sequence.



#### Pre-regulated VPR voltage

The AUIRS20302S features a pre-regulated supply in order to maintain reasonable gate voltages in all conditions. This circuitry is composed of a VCO controlled charge pump, a comparator and a protective active clamp. Those three blocks were specifically designed in order to minimize their EMI contribution to the whole system. The MOSFET gate is regulated at 15V. Depending on the MOSFET gate threshold, VPR is then stabilized at "VCP – Vt " which usually ends up between 12V and 13.5 V. A higher VPR voltage is achievable by using a logic level MOSFET. The gate voltage and the charge pump output are protected by a 17V clamp. The figure #8 presents the block diagram of the pre-regulator circuitry with the 100K resistor needed between the Gate and the Drain of the MOSFET.

# AUIRS20302S





During the power-up sequence, the gate is biased thanks to the 100k resistor connected to its drain. When Vbat exceeds 4V, the charge pump output is already close to the MOSFET gate threshold. At 6V, VCP is typically higher than 9V (see VCP values – page 5 – Static Electrical Characteristics). So, during Vbat ramp-up, the MOSFET is first biased by the resistor until the charge pump overcomes the gate voltage and turns it fully on. As Vbat keeps increasing, the MOSFET remains fully on until the voltage closed loop enters the linear mode to control and stabilize VCP at 15V.

#### Pre-regulator MOSFET drive

The stabilized VPR voltage supplies the I.C and the bootstrap diodes thus the MOSFET power dissipation is quite low. It can also supply the system components. In that case, the power MOSFET dissipation has to be evaluated carefully and the implementation of an extra heat-sink considered. In some applications, it may be necessary to know at what exact voltage the charge pump overcomes the resistive bias of the pre-regulator MOSFET. This voltage depends on the total MOSEFT drain current (Iqpr + system consumption). For example, the system intelligence may include a regulator whose voltage drop influences the minimum operation voltage. If we consider the voltage drop of a 5V regulator at 0.8V, what is the status of the pre-regulator MOSFET when Vbat passes 5,8V (already fully on or still in the source follower mode)?

Figure #9 summarizes the procedure to evaluate the exact Vbat voltage at which the pre-regulator MOSFET is turned fully on by the charge pump. It is a 4 steps procedure where "I load " represents the quiescent current of the I.C plus the system consumption (in the voltage range considered). Looking to the MOSFET characteristic at the specific " I load " drain current point gives the corresponding Vgs value. The MOSFET will be fully on when the VCP pin exceeds this Vgs value. The charge pump characterization is then used to determine the exact VPR voltage at which the quantity "VCP-VPR" exactly equals the identified Vgs. Finally, from the VPR value, the corresponding VCP voltage



is extracted again from the charge pump characterization. At this point of operation, the VCP voltage equals the Vbat potential at which the MOSFET becomes fully on (no voltage drop across the biasing resistor in this mode).




Figure 9: The 4 Step Procedure

#### PCB recommendations

The PCB is designed in order to minimize the gate drive wires, make the power topology up to 15A continuous capable and have the shunt interface as short as possible. Also, ground star connection is located at the bottom of the shunt.




Figure 10: Component Face Layout



The following schematic is an example of the AUIRS20302S application. It is a 100W-24V BLDC motor drive for an actuator. The power MOSFETs and the pre-regulator are designed in order to pass the 60V truck load dump condition. The system intelligence is powered via a 5V regulator connected to the VPR pin.




Figure 12: 100W – 24V BLDC Application Schematic



## AUIRS20302S




Figure 13: Component Implementation



### **Parameter Temperature Trends**

Figures illustrated in this chapter provide information on the experimental performance of the AUIRS20302S HVIC. The line plotted in each figure is generated from actual lab data. A large number of individual samples were tested at three temperatures (-40 °C, 25 °C, and 125 °C) with supply voltage of 15V in order to generate the experimental curve. The line consists of three data points (one data point at each of the tested temperatures) that have been connected together to illustrate the understood trend. The individual data points on the Typ. curve were determined by calculating the averaged experimental value of the parameter (for a given temperature).




Figure 14. Turn-On Propagation Delay vs. Temperature




Figure 16. Turn-On Rise Time vs. Temperature




Figure 15. Turn-Off Propagation Delay vs. Temperature




Figure 17. Turn-Off Fall Time vs. Temperature






Figure 18. Input Filter Time vs. Temperature




Figure 20. Over Current Response Time vs. Temperature




Figure 19. Current Limit Blanking Time vs. Temperature




Figure 21. Over Current Shutdown Time vs. Temperature



# AUIRS20302S




Figure 22. Dead Time vs. Temperature




Figure 24. Quiescent VPR Current vs. Temperature




Figure 23. Offset Leakage Current vs. Temperature





Figure 25. Quiescent VBS Current vs. Temperature



www.irf.com © 2014 International Rectifier



### Figure 26. Output High Pulse Current vs. Temperature

Figure 27. Output Low Pulse Current vs. Temperature




Figure 28. Charge Pump Source Current vs. Temperature VPR = 6V




Figure 29. Charge Pump Source Current vs. Temperature **VPR = 14V** 





Figure 30. Comparator Input High Current vs. Temperature



50

75

100

125



## AUIRS20302S




Figure 32. VPR UV+ Going Threshold vs. Temperature




Figure 34. VBS UV+ Going Threshold vs. Temperature




Figure 33. VPR UV- Going Threshold vs. Temperature






Figure 35. VBS UV- Going Threshold vs. Temperature





<sup>21 &</sup>lt;u>www.irf.com</u>



AUIRS20302S

Figure 36. High Level Output Voltage vs. Temperature Io = 20mA




Figure 38. FLT Low Output Voltage vs. Temperature




Figure 40. Charge Pump Output Voltage vs. Temperature VPR = 8V

6.50 Charge Pump Output Voltage VPR=4V (V) 6.25 6.00 Max -5.75 Тур. Min 5.50 -25 0 25 50 75 100 125 -50 Temperature (°C)

Figure 37. Low Level Output Voltage vs. Temperature

Io = 20mA

Figure 39. Charge Pump Output Voltage vs. Temperature VPR = 4V





Figure 41. Charge Pump Output Voltage vs. Temperature VPR = 14V




## Package Details:






**Tape and Reel Information** 



#### CARRIER TAPE DIMENSION FOR 28SOICW

	Me	tric	lmp	erial
Code	Min	Max	Min	Max
А	11.90	12.10	0.468	0.476
В	3.90	4.10	0.153	0.161
С	23.70	24.30	0.933	0.956
D	11.40	11.60	0.448	0.456
E	10.80	11.00	0.425	0.433
F	18.20	18.40	0.716	0.724
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062




#### REEL DIMENSIONS FOR 28SOICW

	Me	tric	Imperial		
Code	Min	Max	Min	Max	
А	329.60	330.25	12.976	13.001	
A B C	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
D E F	98.00	102.00	3.858	4.015	
	n/a	30.40	n/a	1.196	
G	26.50	29.10	1.04	1.145	
Н	24.40	26.40	0.96	1.039	



## **Part Marking Information**



## **Ordering Information**

Deer Deet Newslaw	De al any Tana	Standard F	Pack	
Base Part Number	Package Type	Form	Quantity	Complete Part Number
	SOIC281/4	Tube/Bulk	25	AUIRS20302S
AUIRS20302S	SOIC28W	Tape and Reel	1000	AUIRS20302STR



#### **IMPORTANT NOTICE**

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the "AU" prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR's terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR's standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

Only products certified as military grade by the Defense Logistics Agency (DLA) of the US Department of Defense, are designed and manufactured to meet DLA military specifications required by certain military, aerospace or other applications. Buyers acknowledge and agree that any use of IR products not certified by DLA as military-grade, in applications requiring military grade products, is solely at the Buyer's own risk and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation "AU". Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.



#### For technical support, please contact IR's Technical Assistance Center <u>http://www.irf.com/technical-info/</u>

WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245 Tel: (310) 252-7105

## **Revision History**

Date	Comment
Nov 20th, 2010	DR2 format and revision (Preliminary)
March 14 <sup>th</sup> 2011	Note 2 at page 5 modified ("UVPR is latched") and moved under st el char table.
August 31, 2011	Added AU qualified, Leadfree, RoSH; revised Qualification level table; added tri-temp graphs; modified part marking graph; revise Notice page to the latest version.
Sep 13 <sup>th</sup> , 2011	Abs Max Rat: COM limits set to -5V5V; Max Oper Junc temp=150^C; static El Char: Voffset min=- 33mV. Fig4 and Fig5 and Fig6 change.
Sep 14 <sup>th</sup> , 2011	Added AU qualified, leadfree RoSH; removed preliminary; revised DT condition VPR=15V
May 2 <sup>nd</sup> , 2014	Update ESD protection scheme on page 9, pins CAn and CAp