

	B Version				
_		-40°C to			
Parameter	+25°C	+85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V_{DD}	V		
On Resistance (R _{ON})	2.5		Ω typ	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = -10 \text{ mA};$	
	4	4.5	Ω max	Test Circuit 1	
On-Resistance Match Between		0.05	Ω typ	$V_{S} = 0$ V to V_{DD} , $I_{S} = -10$ mA	
Channels (ΔR_{ON})		0.4	Ω max		
On-Resistance Flatness (R _{FLAT(ON)})	0.5		Ω typ	$V_S = 0$ V to V_{DD} , $I_S = -10$ mA	
		1.0	Ω max		
LEAKAGE CURRENTS				$V_{DD} = 5.5 V;$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$	
	±0.1	± 0.2	nA max	Test Circuit 2	
Drain OFF Leakage I _D (OFF)	±0.01		nA typ	$V_{\rm S} = 4.5 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/4.5 \text{ V};$	
	±0.1	± 0.2	nA max	Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	±0.01		nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or 4.5 V;	
0	±0.1	± 0.2	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.1	µA max		
DYNAMIC CHARACTERISTICS ²					
t _{ON}	11		ns typ	$R_L = 300 \Omega, C_L = 35 pF,$	
		16	ns max	$V_s = 3 V$; Test Circuit 4	
t _{OFF}	6		ns typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ \rm pF,$	
011		10	ns max	$V_s = 3 V$; Test Circuit 4	
Break-Before-Make Time Delay, t _D	6		ns typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ \rm pF,$	
(ADG783 Only)		1	ns min	$V_{S1} = V_{S2} = 3 V$; Test Circuit 5	
Charge Injection	3		pC typ	$V_{S} = 2 V; R_{S} = 0 \Omega, C_{L} = 1 nF;$	
				Test Circuit 6	
Off Isolation	-58		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	
	-78		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
				Test Circuit 7	
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;	
				Test Circuit 8	
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9	
$C_{S}(OFF)$	10		pF typ	f = 1 MHz	
$C_{\rm D}$ (OFF)	10		pF typ	f = 1 MHz	
$C_D, C_S(ON)$	22		pF typ	f = 1 MHz	
POWER REQUIREMENTS				V_{DD} = 5.5 V	
I _{DD}	0.001		μA typ	Digital Inputs = 0 V or 5.5 V	
		1.0	μA max		

NOTES

 1Temperature ranges are as follows: B Version: –40 $^\circ C$ to +85 $^\circ C.$

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

$\label{eq:specifications} SPECIFICATIONS^{1} \quad (v_{DD} = 3 \ V \ \pm 10\%, \ \text{GND} = 0 \ V. \ \text{All specifications} \ -40^{\circ}\text{C to} \ +85^{\circ}\text{C unless otherwise noted.})$

	B Version				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V _{DD}	V		
On Resistance (R_{ON})	5	5.5	ν Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{S} = -10 mA$;	
On Resistance (R _{ON})	5	10	$\Omega \max$	$V_{\rm S} = 0$ V to $V_{\rm DD}$, $V_{\rm S} = -10$ mA, Test Circuit 1	
On-Resistance Match Between	0.1	10	Ω typ	$V_{\rm S} = 0$ V to $V_{\rm DD}$, $I_{\rm S} = -10$ mA	
Channels (ΔR_{ON})	0.1	0.5	Ω max		
On-Resistance Flatness $(R_{FLAT(ON)})$		2.5	Ωtyp	$V_{\rm S} = 0$ V to $V_{\rm DD}$, $I_{\rm S} = -10$ mA	
LEAKAGE CURRENTS				$V_{DD} = 3.3 V;$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm S} = 3 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/3 V};$	
	± 0.1	± 0.2	nA max	Test Circuit 2	
Drain OFF Leakage I _D (OFF)	± 0.01		nA typ	$V_{\rm S} = 3 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/3 V};$	
	±0.1	± 0.2	nA max	Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	±0.01		nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or 3 V;	
	±0.1	± 0.2	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.1	μA max		
DYNAMIC CHARACTERISTICS ²					
t _{ON}	13		ns typ	$R_L = 300 \Omega, C_L = 35 pF,$	
		20	ns max	$V_s = 2 V$; Test Circuit 4	
t _{OFF}	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF,$	
	_	12	ns max	$V_s = 2 V$; Test Circuit 4	
Break-Before-Make Time Delay, t_D	7		ns typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ \rm pF,$	
(ADG783 Only)		1	ns min	$V_{S1} = V_{S2} = 2 V$; Test Circuit 5	
Charge Injection	3		pC typ	$V_S = 1.5 V$; $R_S = 0 \Omega$, $C_L = 1 nF$; Test Circuit 6	
Off Isolation	-58		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	
	-78		dB typ	$R_{L} = 50 \Omega, C_{L} = 5 pF, f = 1 MHz;$	
				Test Circuit 7	
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;	
				Test Circuit 8	
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9	
$C_{S}(OFF)$	10		pF typ	f = 1 MHz	
$C_{\rm D}$ (OFF)	10		pF typ	f = 1 MHz	
$C_D, C_S(ON)$	22		pF typ	f = 1 MHz	
POWER REQUIREMENTS				$V_{DD} = 3.3 V$	
I _{DD}	0.001		μA typ	Digital Inputs = $0 \text{ V or } 3.3 \text{ V}$	
		1.0	μA max		

NOTES

 $^1Temperature ranges are as follows: B Version: <math display="inline">-40^\circ C$ to $+85^\circ C.$

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = 25^{\circ}C \text{ unless otherwise noted.})$

Lead Temperature, Soldering (10 sec)	300°C
IR Reflow (<20 sec)	235°C

NOTES


²Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Table I. Truth Table (ADG781/ADG782)

ADG781 In	ADG782 In	Switch Condition
0	1	ON
1	0	OFF

Table II. Truth Table (ADG783)

Logic	Switch 1, 4	Switch 2, 3
0	OFF ON	ON OFF
1	UN	ULL



1. NC = NO CONNECT. 2. EXPOSED PAD TIED TO SUBSTRATE, GND.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG781/ADG782/ADG783 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


V _{DD}	Most positive power supply potential.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
R _{ON}	Ohmic resistance between D and S.
$\Delta R_{\rm ON}$	On-resistance match between any two channels (i.e., R_{ON} max and R_{ON} min).
R _{FLAT(ON)}	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I _S (OFF)	Source leakage current with the switch "OFF."
I _D (OFF)	Drain leakage current with the switch "OFF."
$I_D, I_S (ON)$	Channel leakage current with the switch "ON."
$V_{D}(V_{S})$	Analog voltage on terminals D, S.
C _S (OFF)	"OFF" switch source capacitance.
C _D (OFF)	"OFF" switch drain capacitance.

TERMINOLOGY

Typical Performance Characteristics




TPC 1. On Resistance as a Function of V_D (V_S)




TPC 2. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 3 V$

$C_D, C_S (ON)$	"ON" switch capacitance.
t _{ON}	Delay between applying the digital control input and the output switching on.
t _{OFF}	Delay between applying the digital control input and the output switching off.
t _D	"OFF" time or "ON" time measured
	between the 90% points of both switches, when switching from one address state to another (ADG783 only).
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
On Response	The frequency response of the "ON" switch.
On Loss	The loss due to the on resistance of the switch.
	<u> </u>




TPC 3. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 5 V$




TPC 4. Supply Current vs. Input Switching Frequency


Downloaded from Arrow.com.




TPC 5. Off Isolation vs. Frequency



TPC 6. Crosstalk vs. Frequency




TPC 7. On Response vs. Frequency






APPLICATIONS


Figure 1 illustrates a photodetector circuit with programmable gain. An AD820 is used as the output operational amplifier. With the resistor values shown in the circuit, and using different combinations of the switches, gain in the range of 2 to 16 can be achieved.







REV.C

Test Circuits







Test Circuit 3. On Leakage





Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay, t_D












Test Circuit 7. Off Isolation



Test Circuit 8. Channel-to-Channel Crosstalk



OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG781BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG781BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG782BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG782BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG783BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG783BCPZ-REEL	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG783BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6

¹ Z = RoHS Compliant Part.

REVISION HISTORY

2/13-Rev. B to Rev. C

Changed Pin 4 from S3 to S44	
Changes to Test Circuit 17	
Changes to Ordering Guide9	
8/12—Rev. A to Rev. B	
Updated Outline Dimensions	
Changes to Ordering Guide9	
3/02—Rev. 0 to Rev. A	
Edits to Typical Performance Characteristics 5-6	

Edits to Typical Performance Characteristics	
Changes to OUTLINE DIMENSIONS drawing8	

©2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02372-0-2/13(C)



www.analog.com