

Overview

The TLE4254 can be set into shutdown mode in order to reduce the current consumption to a minimum. This suits the IC for low power battery applications.

Versions "GS" and "EJ S" offer an open collector status output indicating an overvoltage and undervoltage error condition of the output voltage.

Versions "GA" and "EJ A" allow setting the output voltage to higher value than the reference voltage by connecting a voltage divider to the feedback pin "FB".

Block Diagram

2 Block Diagram




Figure 1 Block Diagram TLE4254GA and TLE4254EJ A




Figure 2 Block Diagram TLE4254GS and TLE4254EJ S



Pin Definitions and Functions

3 Pin Definitions and Functions

3.1 Pin Assignment TLE4254GA and TLE4254GS




Figure 3 Pin Configurations TLE4254GA and TLE4254GS

3.2 Pin Functions TLE4254GA and TLE4254GS

Pin	Symbol	Function
1	Q	Tracker Output. Block to GND with a capacitor close to the IC terminals, respecting capacitance and ESR requirements given in the table "Functional Range".
2, 3, 6, 7	GND	Ground reference. Interconnect the pins on PCB. Connect to heatsink area.
4	FB (version GA)	Feedback input (version GA only). Non inverting input of the internal error amplifier to control the output voltage. Connect this pin directly to the output pin in order to obtain lower or equal output voltages with respect to the reference voltage. Connect a voltage divider for higher output voltages than the reference. (See also application information.)
4	ST (version GS)	Tracking Regulator Status Output (version GS only). Open collector output. Connect via a pull-up resistor to a positive voltage rail. A low signal indicates fault condions at the regulator's output.
5	EN/ADJ	Adjust / Enable. Connect the reference to this pin. The active high signal of the reference turns on the device; a low signal disables the IC. The reference voltage can be connected directly or by a voltage divider for lower output voltages (see application information).
8	1	Input. IC supply. For compensating line influences, a capacitor close to the IC terminals is recommended.



Pin Definitions and Functions

3.3 Pin Assignment TLE4254EJ A and TLE4254EJ S




Figure 4 Pin Configurations TLE4254EJ A and TLE4254EJ S

3.4 Pin Functions TLE4254EJ A and TLE4254EJ S

Pin	Symbol	Function
1	Q	Tracker Output. Block to GND with a capacitor close to the IC terminals, respecting capacitance and ESR requirements given in the table "Functional Range".
2, 3, 7	n.c.	not connected connect to GND
4	FB (version EJ A)	Feedback input (version EJ A only). Non inverting input of the internal error amplifier to control the output voltage. Connect this pin directly to the output pin in order to obtain lower or equal output voltages with respect to the reference voltage. Connect a voltage divider for higher output voltages than the reference. (See also application information.)
4	ST (version EJ S)	Tracking Regulator Status Output (version GS only). Open collector output. Connect via a pull-up resistor to a positive voltage rail. A low signal indicates fault condions at the regulator's output.
5	EN/ADJ	Adjust / Enable. Connect the reference to this pin. The active high signal of the reference turns on the device; a low signal disables the IC. The reference voltage can be connected directly or by a voltage divider for lower output voltages (see application information).
6	GND	Ground reference. Interconnect the pins on PCB. Connect to heatsink area.
8	I	Input. IC supply. For compensating line influences, a capacitor close to the IC terminals is recommended.
Pad	_	Exposed Pad connect to GND



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

-40 °C $\leq T_{\rm j} \leq$ 150 °C; all voltages with respect to ground (unless otherwise specified). Not subject to production test; specified by design.

Pos.	Parameter	Symbol	Limi	t Values	Unit	Conditions	
			Min.	Max.			
Voltage	es		*		-	<u> </u>	
4.1.1	Input voltage	V_1	-20	45	V	_	
4.1.2	Adjust / Enable input voltage	$V_{ADJ/EN}$	-20	45	V	_	
4.1.3	Output voltage	V_{Q}	-5	45	V	_	
4.1.4	Feedback input voltage (version GA / EJ A)	V_{FB}	-20	45	V	_	
4.1.5	Status output voltage (version GS / EJ S)	V_{ST}	-0.3	7	V	_	
Tempe	ratures						
4.1.6	Junction Temperature	T_{i}	-40	150	°C	_	
4.1.7	Storage Temperature	$T_{\rm stg}$	-50	150	°C	_	
ESD Ra	ating		1	1	-	- 1	
4.1.8	ESD Susceptibility	$ V_{\rm ESD,HBM} $	4	_	kV	HBM ²⁾	
4.1.9		$ V_{\rm ESD,CDM} $		_	kV	CDM 3)	

¹⁾ Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD susceptibility Human Body Model "HBM" according to AEC-Q100-002 - JESD22-A114

³⁾ ESD susceptibility Charged Device Model "CDM" according to ESDA STM5.3.1



General Product Characteristics

4.2 Functional Range

Pos.	Parameter	Symbol	Lim	it Values	Unit	Conditions	
			Min.	Max.			
4.2.1	Input Voltage	V_{l}	4	45	V	$V_{\rm l} \ge V_{\rm Q} + V_{\rm dr}$	
4.2.1	Adjust / Enable Input Voltage (Voltage Tracking Range)	$V_{\mathrm{ADJ/EN}}$	2.0	-	V	-	
4.2.2	Junction Temperature	T_{i}	-40	150	°C	_	
4.2.3	Output Capacitor	\dot{C}_{Q}	1	_	μF	_ 1)	
4.2.4		ESR _{CQ}	_	5	Ω	_ 1)	

¹⁾ Not subject to production test; specified by design.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
	O 9:						
PG-DS	U-8.		Т	1	T	1	
4.3.1	Junction to Ambient	R_{thJA}	_	155	_	K/W	Footprint only 1) 2)
4.3.2			_	96	_	K/W	300 mm ² PCB heatsink area ^{1) 2)}
4.3.3			_	86	_	K/W	600 mm ² PCB heatsink area ^{2) 1)}

PG-DSO-8 exposed pad:

4.3.4	Junction to Case	R_{thJC}	_	15	_	K/W	measured to exposed pad
4.3.5	Junction to Ambient	R_{thJA}	_	47	_	K/W	_3)
4.3.6			_	159	_	K/W	Footprint only ^{2) 1)}
4.3.7			_	71	_	K/W	300 mm ² PCB heatsink area ^{2) 1)}
4.3.8			_	60	_	K/W	600 mm ² PCB heatsink area ^{2) 1)}

- 1) Not subject to production test; specified by design.
- 2) Package mounted on PCB FR4; 80 x 80 x 1.5 mm; 35 μ m Cu, 5 μ m Sn; horizontal position; zero airflow.
- 3) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.



5 Electrical Characteristics

5.1 Tracking Regulator

The output voltage $V_{\rm Q}$ is controlled by comparing it to the voltage applied at pin ADJ/EN and driving a PNP pass transistor accordingly. The control loop stability depends on the output capacitor $C_{\rm Q}$, the load current, the chip temperature and the poles/zeros introduced by the integrated circuit and the load. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the table "Functional Range" have to be maintained. For details see also the typical performance graph "Output Capacitor Series Resistor $ESR_{\rm CQ}$ vs. Output Current $I_{\rm Q}$ ". Also, the output capacitor shall be sized to buffer load transients.

An input capacitor $C_{\rm I}$ is strongly recommended to buffer line influences. Connect the capacitors close to the IC terminals.

Protection circuitry prevent the IC as well as the application from destruction in case of catastrophic events. These safeguards contain output current limitation, reverse polarity protection as well as thermal shutdown in case of overtemperature.

In order to avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at high input voltages.

The overtemperature protection circuit prevents the IC from immediate destruction under fault conditions (e. g. output continuously short-circuited) by reducing the output current. A thermal balance below 200 °C junction temperature is established. Please note that a junction temperature above 150 °C is outside the maximum ratings and reduces the IC lifetime.

The TLE4254 allows a negative supply voltage. However, several small currents are flowing into the IC increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity condition.

Table 1 Electrical Characteristics Tracking Regulator

 $V_{\rm I}$ = 13.5 V; $V_{\rm ADJ/EN}$ \geq 2.0 V; $V_{\rm FB}$ = $V_{\rm Q}$ (version GA / EJ A); -40 °C \leq $T_{\rm j}$ \leq 150 °C; $C_{\rm Q}$ = 1 μ F; all voltages with respect to ground (unless otherwise specified).

Pos.	Parameter	Symbol	L	imit Va	ues	Unit	Test Condition
			Min.	Тур.	Max.		
5.1.1	Output Voltage Tracking Accuracy $\Delta V_{\rm Q}$ = $V_{\rm EN/ADJ}$ - $V_{\rm Q}$	ΔV_{Q}	-5	_	5	mV	$8 \text{ V} \leq V_{\text{I}} \leq 18 \text{ V};$ $0.1 \text{ mA} \leq I_{\text{Q}} \leq 60 \text{ mA};$ $V_{\text{ADJ/EN}} = 5 \text{ V}$
5.1.2			-10	_	10	mV	$5.5 \text{ V} \leq V_{\text{I}} \leq 26 \text{ V};$ $0.1 \text{ mA} \leq I_{\text{Q}} \leq 60 \text{ mA};$ $V_{\text{ADJ/EN}} = 5 \text{ V}$
5.1.3			-10	_	10	mV	$5.5~\mathrm{V} \leq V_{\mathrm{I}} \leq 32~\mathrm{V};$ 0.1 mA $\leq I_{\mathrm{Q}} \leq 30~\mathrm{mA};$ $V_{\mathrm{ADJ/EN}}$ = 5 V
5.1.4	Load Regulation steady-state	$ \mathrm{d}V_{\mathrm{Q,load}} $	_	1	10	mV	$I_{\rm Q}$ = 0.1 mA to 70 mA; $V_{\rm ADJ/EN}$ = 5 V
5.1.5	Line Regulation steady-state	$ \mathrm{d}V_{\mathrm{Q,line}} $	_	1	10	mV	$V_{\rm I}$ = 5.5 V to 32 V; $I_{\rm Q}$ = 5 mA $V_{\rm ADJ/EN}$ = 5 V



Table 1 Electrical Characteristics Tracking Regulator

 $V_{\rm I}$ = 13.5 V; $V_{\rm ADJ/EN}$ \geq 2.0 V; $V_{\rm FB}$ = $V_{\rm Q}$ (version GA / EJ A); -40 °C \leq $T_{\rm j}$ \leq 150 °C; $C_{\rm Q}$ = 1 μ F; all voltages with respect to ground (unless otherwise specified).

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition	
			Min.	Тур.	Max.			
5.1.6	Power Supply Ripple Rejection	PSRR	60	_	-	dB	$f_{ m ripple}$ = 100 Hz; $V_{ m ripple}$ = 1 Vpp $I_{ m Q}$ = 5 mA $C_{ m Q}$ = 10 μ F, ceramic type ¹⁾	
5.1.7	Dropout Voltage $V_{dr} = V_{I} - V_{Q}$	V_{dr}	_	200	400	mV	$I_{\rm Q}$ = 70 mA ²⁾	
5.1.8	Output Current Limitation	$I_{\mathrm{Q,max}}$	71	100	150	mA	$V_{\rm Q}$ = ($V_{\rm ADJ/EN}$ - 0.1 V); $V_{\rm ADJ/EN}$ = 5 V	
5.1.9	Reverse Current	I_{Q}	-4	-2	_	mA	$V_{\rm I}$ = 0 V; $V_{\rm Q}$ = 32 V; $V_{\rm ADJ/EN}$ = 5 V	
5.1.10	Reverse Current at Negative Input Voltage	I_{I}	-5	-3	_	mA	$V_{\rm I}$ = -16 V; $V_{\rm Q}$ = 0 V; $V_{\rm ADJ/EN}$ = 5 V	
Feedba	ack Input FB (version GA / E.	I A only):						
5.1.11	Feedback Input Biasing Current	I_{FB}	-	0.1	0.5	μΑ	V _{FB} = 5 V	

1) Parameter not subject to production test; specified by design.

Overtemperature Protection:

Equilibrium

Junction Temperature

5.1.12

 $T_{\rm j,eq}$

151

200

°C

 $T_{\rm j}$ increasing due to power dissipation generated


by the IC 1)

²⁾ Measured when the output voltage $V_{\rm Q}$ has dropped 100 mV from its nominal value.




Typical Performance Characteristics Tracking Regulator


Tracking Accuracy $\Delta V_{\rm Q}$ vs. Junction Temperature T_i




 $\textit{ESR}_{\texttt{CQ}}$ vs. Output Current $I_{\texttt{Q}}$




Output Capacitor Series Resistor Output Capacitor Series Resistor ESR_{CQ} vs. Output Current I_{Q}



Output Voltage $V_{\rm Q}$ vs. Adjust Voltage $V_{\mathrm{ADJ,EN}}$




Output Voltage $V_{\rm Q}$ vs. Input Voltage V_1






Typical Performance Characteristics Tracking Regulator


Output Current Limitation $I_{\rm Q,max}$ vs. Input Voltage $V_{\rm I,}$ $V_{\rm ADJ,EN}$ = 5V




Output Current Limitation $I_{\rm Q,max}$ vs. Input Voltage $V_{\rm I}$, $V_{\rm ADJ,EN}$ = 2V




Reverse Output Current $I_{\rm Q}$ vs. Output Voltage $V_{\rm Q}$




Dropout Voltage V_{dr} vs. Output Current I_{O}



Dropout Voltage $V_{ m dr}$ vs. Junction Temperature $T_{ m i}$



Reverse Current $I_{\rm I}$ vs. Input Voltage $V_{\rm I}$






5.2 Current Consumption

 Table 2
 Electrical Characteristics Current Consumption

 $V_{\rm I}$ = 13.5 V; $V_{\rm ADJ/EN}$ \geq 2.0 V; $V_{\rm FB}$ = $V_{\rm Q}$ (version GA / EJ A); -40 °C \leq $T_{\rm j}$ \leq 150 °C; $C_{\rm Q}$ = 1 μ F all voltages with respect to ground (unless otherwise specified).

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.2.13	Quiescent Current Stand-by Mode	$I_{ t q1}$	-	1	5	μΑ	$V_{\rm ADJ/EN} \le 0.4 \text{ V};$ $T_{\rm i} \le 125 \text{ °C}$
5.2.14	Current Consumption $I_q = I_1 - I_Q$	I_{q2}	-	50	80	μΑ	$I_{\rm Q} \le 100 \ \mu {\rm A};$ $V_{\rm ADJ/EN} = 5 \ {\rm V}$
5.2.15			_	9	15	mA	$I_{\rm Q} \le 70$ mA; $V_{\rm ADJ/EN} = 5$ V

Typical Performance Characteristics Current Consumption





5.3 Adjust / Enable Input

In order to reduce the quiescent current to a minumum, the TLE4254 can be switched to stand-by mode by setting the adjust/enable input "ADJ/EN" to "low".

In case the pin "ADJ/EN is left open, an internal pull-down resistors keeps the voltage at the pin low and therefore ensures that the regulator is switched off.


Table 3 Electrical Characteristics Adjust / Enable

 $V_{\rm I}$ = 13.5 V; $V_{\rm ADJ/EN}$ \geq 2.0 V; $V_{\rm FB}$ = $V_{\rm Q}$ (version GA / EJ A); -40 °C \leq $T_{\rm j}$ \leq 150 °C; $C_{\rm Q}$ = 1 $\mu \rm F$ all voltages with respect to ground (unless otherwise specified).


Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			Min.	Тур.	Max.		
5.3.16	Adjust / Enable Low Signal Valid	$V_{\rm ADJ/EN,low}$	-	-	0.4	V	$V_{\rm Q}$ = 0 V; $I_{\rm Q}$ ≤ 5 μ A @ $T_{\rm j}$ ≤ 125 °C
5.3.17	Adjust / Enable High Signal Valid (Tracking Region)	$V_{ADJ/EN,high}$	2	_	_	V	V_{Q} settled
5.3.18	Adjust / Enable Input Current	$I_{\mathrm{ADJ/EN}}$	-	2	3	μΑ	$V_{\rm ADJ/EN}$ = 5 V
5.3.19	Adjust / Enable Input Current if Input tied to GND	$I_{ADJ/EN}$	_	0.3	0.6	mA	$V_{\text{ADJ/EN}} = 5 \text{ V};$ $V_{\text{I}} = 0 \text{ V}$
5.3.20	Adjust / Enable internal pull-down resistor	$R_{ ext{ADJ/EN}}$	1.7	2.5	3.3	ΜΩ	

Typical Performance Characteristics Adjust / Enable Input


Adjust / Enable Input Current $I_{\text{ADJ/EN}}$ vs. T_{i}



Adjust / Enable Input Current $I_{\mathrm{ADJ/EN}}$ vs. V_{I}



Startup Sequence $V_{\rm Q}$ vs. $V_{\rm ADJ,EN}$





5.4 Status Output (version GS / EJ S only)

The status output ST indicates an overvoltage or undervoltage situation at the regulator's output Q. Therefore, the output voltage $V_{\rm Q}$ is compared to the reference voltage $V_{\rm ADJ/EN}$. Variations of the output voltage are indicated by a low signal at the status output ST. Transients shorter than the status reaction time $t_{\rm ST,r}$ will not trigger the status output.

The status output ST is an open collector output, requiring a pull-up resisitor to a positive voltage rail.

Table 4 Electrical Characteristics Status Output ST (Version GS / EJ S only)

 $V_{\rm I}$ = 13.5 V; $V_{\rm ADJ/EN}$ \geq 2.0 V; -40 °C \leq $T_{\rm j}$ \leq 150 °C; $C_{\rm Q}$ = 1 $\mu \rm F$ all voltages with respect to ground (unless otherwise specified).

Pos.	Parameter	Symbol	Li	mit Valu	ıes	Unit	Test Condition
			Min.	Тур.	Max.		
5.4.21	Status switching threshold, undervoltage	$V_{\scriptscriptstyle Q,UV}$	V _{ADJ/EN} - 120	V _{ADJ/EN} - 70	$V_{ m ADJ/EN}$ - 50	mV	$V_{\scriptscriptstyle m Q}$ decreasing
5.4.22	Status switching threshold, overvoltage	$V_{Q,OV}$	V _{ADJ/EN} + 50	<i>V</i> _{ADJ/EN} + 70	V _{ADJ/EN} + 120	mV	$V_{\scriptscriptstyle \mathrm{Q}}$ increasing
5.4.23	Status reaction time	$t_{\rm ST,r}$	10	15	30	μs	_
5.4.24	Status output low voltage	$V_{ m ST,low}$	_	_	0.4	V	I_{ST} = 1 mA; $V_{\text{I}} \ge$ 4 V
5.4.25	Status output sink current limitation	$I_{\mathrm{ST,max}}$	1	_	_	mA	$I_{\rm ST}$ = 1 mA; $V_{\rm ST}$ = 0.8 V
5.4.26	Status output leakage current	$I_{ m ST,leak}$	_	0	2	μΑ	$V_{\rm Q} = V_{\rm ADJ/EN}$ $V_{\rm ST} = 5 \text{ V}$



Application Information

6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

The application circuits shown are simplified examples. The function must be verified in the real application.




Figure 5 Application circuit: Output voltage $V_{
m Q}$ equal to reference voltage $V_{
m ADJ/EN}$

Figure 5 shows a typical schematic for applications where the tracker output voltage $V_{\rm Q}$ equals the reference voltage $V_{\rm REF}$ applied to the pin "EN/ADJ". At version GA / EJ A, the pin FB is directly connected to the output "Q". The reference voltage is directly applied to "EN/ADJ".



Application Information




Figure 6 Application circuit: Output voltage $V_{\rm Q}$ lower than reference voltage $V_{\rm REF}$ Status Output feedbacked to microcontroller (version GS / EJ S)

In order to obtain a lower output voltage $V_{\rm Q}$ at the tracker output than the reference voltage $V_{\rm REF}$, a voltage divider according to Application circuit: Output voltage VQ lower than reference voltage VREF Status Output feedbacked to microcontroller (version GS / EJ S) has to be used. The output voltage $V_{\rm Q}$ then calculates:

$$V_{Q} = V_{REF} \cdot \left(\frac{R2_{ADJ}}{R1_{ADJ} + R2_{ADJ}}\right)$$

With a given reference voltage $V_{\rm REF}$, the desired output voltage $V_{\rm Q}$ and the resistor value $RI_{\rm ADJ}$, the resistor value for $R2_{\rm ADJ}$ is given by:

$$R2_{ADJ} = R1_{ADJ} \cdot \left(\frac{V_{Q}}{V_{REF} - V_{Q}}\right)$$

Taking into consideration also the effect of the internal EN/ADJ pull-down resistor, the external resistor divider's $R2_{ADJ}$ has to be selected to:

$$R2_{ADJ,select} = \left(\frac{R2_{ADJ} \cdot R_{PullDown,min}}{R_{PullDown,min} - R2_{ADJ}}\right)$$



Application Information




Figure 7 Application circuit: Output voltage $V_{\rm Q}$ higher than reference voltage $V_{\rm REF}$ (version GA / EJ A only)

For output voltages higher than the reference voltage, the voltage divider has to be applied between the feedback and the output according to Application circuit: Output voltage VQ higher than reference voltage VREF (version GA / EJ A only). The equation for the output voltage with respect to the reference voltage is given by:

$$V_{Q} = V_{REF} \cdot \left(\frac{R1_{FB} + R2_{FB}}{R2_{FB}}\right)$$

Keep in mind that the input voltage has to be at minimum equal to the output voltage plus the dropout voltage of the regulator.

With a given reference voltage $V_{\rm REF}$, the desired output voltage $V_{\rm Q}$ and the resistor value $RI_{\rm FB}$, the resistor value for $R2_{\rm FB}$ is given by:

$$R2_{FB} = R1_{FB} \cdot \left(\frac{V_{REF}}{V_{Q} - V_{REF}}\right)$$



Package Outlines

7 Package Outlines





Figure 8 Outline and footprint PG-DSO-8



Package Outlines



Outline and footprint PG-DSO-8 exposed pad

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

8 Revision History

Revision History:	2009-11-18 Updated Version, product versions TLE4254EJ A and TLE4254EJ S in PG-DSO-8 exposed pad and all related description added	Rev. 1.2				
Previous Version:	2008-07-16	Rev. 1.1				
	typing errors corrected					
Previous Version:	2006-11-22 Rev. 1.0					
	"Package Outlines" on Page 18 Drawing Updated	T.				

Edition 2009-11-18

Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.