
TC4451/TC4452

Package Types

8-Pin PDIP/SOIC^(1, 2) TC4451 TC4452 V_{DD} 1 • 8 V_{DD} V_{DD} 1 ● 8 V_{DD} 7 OUTPUT 6 OUTPUT INPUT 2 7 OUTPUT INPUT 2 NC 3 6 OUTPUT NC 3 GND 4 GND 4 5 GND 8-Pin DFN-S^(1, 2) TC4452 TC4451 V_{DD} 1 ° EP .7. OUTPUT INPUT 2 OUTPUT 9 6 OUTPUT 5 GND NC OUTPUT GND 5-Pin TO-220^(1, 2) TC4451 TC4452 Tab is Common to $V_{\mbox{\scriptsize DD}}$ \bigcirc **Note 1:** Duplicate pins must both be connected for proper operation.

2: Exposed thermal pad (EP) of the DFN-S package is electrically isolated; see Table 3-1.

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage	+20V
Input Voltage	$(V_{DD} + 0.3V)$ to $(GND - 5V)$
Input Current (VIN > VDD)	50 mA

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input		<u> </u>		<u> </u>		
Logic '1', High Input Voltage	V _{IH}	2.4	1.5	_	V	
Logic '0', Low Input Voltage	V _{IL}	_	1.3	0.8	V	
Input Current	I _{IN}	-10	_	+10	μΑ	$0V \le V_{IN} \le V_{DD}$
Input Voltage	V _{IN}	-5	_	V _{DD} + 0.3	V	
Output						
High Output Voltage	V _{OH}	V _{DD} – 0.025	_	_	V	DC Test
Low Output Voltage	V _{OL}	_	_	0.025	V	DC Test
Output Resistance, High	R _{OH}	_	1.0	1.5	Ω	I _{OUT} = 10 mA, V _{DD} = 18V
Output Resistance, Low	R _{OL}	_	0.9	1.5	Ω	I _{OUT} = 10 mA, V _{DD} = 18V
Peak Output Current	I _{PK}	_	13	_	Α	V _{DD} = 18V
Continuous Output Current	I _{DC}	2.6	_	_	Α	10V ≤ V _{DD} ≤ 18V (Note 2, Note 3)
Latch-Up Protection Withstand Reverse Current	I _{REV}	_	>1.5	_	Α	Duty cycle ≤ 2%, t ≤ 300 µs
Switching Time (Note 1)					•	
Rise Time	t _R	_	30	40	ns	Figure 4-1 , C _L = 15,000 pF
Fall Time	t _F	_	32	40	ns	Figure 4-1 , C _L = 15,000 pF
Propagation Delay Time	t _{D1}	_	44	52	ns	Figure 4-1 , C _L = 15,000 pF
Propagation Delay Time	t _{D2}	_	44	52	ns	Figure 4-1 , C _L = 15,000 pF
Power Supply						
Power Supply Current	I _S	_	140	200	μΑ	V _{IN} = 3V
		_	40	100	μΑ	$V_{IN} = 0V$
Operating Input Voltage	V_{DD}	4.5	_	18.0	V	
V _{DD} Ramp Rate	SV _{DD}	0.2	_	_	V/ms	

Note 1: Switching times ensured by design.

2: Tested during characterization, not production tested.

3: Valid for AT and MF packages only. $T_A = +25$ °C.

DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE)

Electrical Specifications: Unless otherwise noted, over the operating temperature range with $4.5V \le V_{DD} \le 18V$.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Input							
Logic '1', High Input Voltage	V_{IH}	2.4	_	_	V		
Logic '0', Low Input Voltage	V_{IL}	_	_	0.8	V		
Input Current	I _{IN}	-10	_	+10	μΑ	$0V \le V_{IN} \le V_{DD}$	
Output							
High Output Voltage	V _{OH}	V _{DD} – 0.025	_		V	DC Test	
Low Output Voltage	V_{OL}	_	1	0.025	V	DC Test	
Output Resistance, High	R _{OH}	_	_	2.2	Ω	I _{OUT} = 10 mA, V _{DD} = 18V	
Output Resistance, Low	R _{OL}	_	_	2.0	Ω	I _{OUT} = 10 mA, V _{DD} = 18V	
Switching Time (Note 1)							
Rise Time	t_R	_	35	60	ns	Figure 4-1 , C _L = 15,000 pF	
Fall Time	t _F	_	38	60	ns	Figure 4-1 , C _L = 15,000 pF	
Propagation Delay Time	t _{D1}	_	55	65	ns	Figure 4-1 , C _L = 15,000 pF	
Propagation Delay Time	t _{D2}	_	55	65	ns	Figure 4-1 , C _L = 15,000 pF	
Power Supply					-		
Power Supply Current	I _S		200	400	μΑ	$V_{IN} = 3V$	
			50	150	μΑ	$V_{IN} = 0V$	
Operating Input Voltage	V _{DD}	4.5	_	18.0	V		
V _{DD} Ramp Rate	SV_{DD}	0.2	_	_	V/ms		

Note 1: Switching times ensured by design.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, all parameters apply with $4.5 \text{V} \le \text{V}_{DD} \le 18 \text{V}$.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Specified Temperature Range (V)	T _A	-40	_	+125	°C			
Maximum Junction Temperature	TJ	_	_	+150	°C			
Storage Temperature Range	T _A	-65	_	+150	°C			
Package Thermal Resistances								
Thermal Resistance, 5L-TO-220	θ_{JA}	_	39.5	_	°C/W	Without heat sink		
Thermal Resistance, 8L-6x5 DFN-S	θ_{JA}	_	35.7	_	°C/W	Typical four-layer board with vias to ground plane		
Thermal Resistance, 8L-PDIP	θ_{JA}	_	89.3	_	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{\sf JA}$	_	149.5	_	°C/W			

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-1: Rise Time vs. Supply Voltage.




FIGURE 2-2: Rise Time vs. Capacitive Load.




FIGURE 2-3: Fall Time vs. Supply Voltage.




FIGURE 2-4: Fall Time vs. Capacitive Load.




FIGURE 2-5: Rise and Fall Times vs. Temperature.




FIGURE 2-6: Crossover Energy vs. Supply Voltage.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-7: Supply Voltage.

Propagation Delay vs.




FIGURE 2-8: Propagation Delay vs. Input Amplitude.




FIGURE 2-9: Temperature.

Propagation Delay vs.




FIGURE 2-10: Quiescent Supply Current vs. Supply Voltage.




FIGURE 2-11: Quiescent Supply Current vs. Temperature.




FIGURE 2-12: Temperature.

Input Threshold vs.

TC4451/TC4452

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-13: Input Threshold vs. Supply Voltage.




FIGURE 2-14: High State Output Resistance vs. Supply Voltage.




FIGURE 2-15: Low State Output Resistance vs. Supply Voltage.




FIGURE 2-16: Supply Current vs. Capacitive Load ($V_{DD} = 18V$).




FIGURE 2-17: Supply Current vs. Capacitive Load ($V_{DD} = 12V$).




FIGURE 2-18: Supply Current vs. Capacitive Load ($V_{DD} = 6V$).

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5 V \leq V_{DD} \leq 18 V.$




FIGURE 2-19: Supply Current vs. Frequency $(V_{DD} = 18V)$.




FIGURE 2-20: Supply Current vs. Frequency $(V_{DD} = 12V)$.




FIGURE 2-21: Supply Current vs. Frequency $(V_{DD} = 6V)$.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

8-Pin PDIP, SOIC	8-Pin DFN-S	5-Pin TO-220	Symbol	Description
1	1	_	V_{DD}	Supply input, 4.5V to 18V
2	2	1	INPUT	Control input, TTL/CMOS-compatible input
3	3	_	NC	No connection
4	4	2	GND	Ground
5	5	4	GND	Ground
6	6	5	OUTPUT/OUTPUT	CMOS push-pull output
7	7	_	OUTPUT/OUTPUT	CMOS push-pull output
8	8	3	V_{DD}	Supply input, 4.5V to 18V
_	9		EP	Exposed thermal pad
_	_	TAB	V_{DD}	Thermal tab is at the V _{DD} potential

3.1 Supply Input (V_{DD})

The V_{DD} input is the bias supply for the MOSFET driver and is rated for 4.5V to 18V with respect to the ground pin. The V_{DD} input should be bypassed to ground with a local ceramic capacitor. The value of the capacitor should be chosen based on the capacitive load that is being driven. A minimum value of 1.0 μ F is suggested.

3.2 Control Input (INPUT)

The MOSFET driver input is a high-impedance, TTL/CMOS-compatible input. The input also has 300 mV of hysteresis between the high and low thresholds that prevents output glitching even when the rise and fall time of the input signal is very slow.

3.3 <u>CMOS Push-Pull Output (OUTPUT,</u> OUTPUT)

The MOSFET driver output is a low-impedance, CMOS, push-pull style output capable of driving a capacitive load with 12A peak currents. The MOSFET driver output is capable of withstanding 1.5A peak reverse currents of either polarity.

3.4 Ground (GND)

The ground pins are the return path for the bias current and for the high peak currents that discharge the load capacitor. The ground pins should be tied into a ground plane or have very short traces to the bias supply source return.

3.5 Exposed Thermal Pad (EP)

The exposed thermal pad of the 6x5 DFN-S package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane or other copper plane on a printed circuit board (PCB) to help remove heat from the package.

3.6 Thermal Tab

The thermal tab of the TO-220 package is connected to the V_{DD} potential of the device and this connection is used as a current-carrying path.

4.0 APPLICATIONS INFORMATION




FIGURE 4-1: Switching Time Test Circuits.

5.0 PACKAGING INFORMATION

5.1 Package Marking Information


5-Lead TO-220




8-Lead DFN-S (6x5x0.9 mm)



8-Lead PDIP (300 mil)




8-Lead SOIC (3.90 mm)




Example



Example



Example



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC® designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

5-Lead Plastic Transistor Outline (AT) [TO-220]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		5	•	
Pitch	е		.067 BSC		
Overall Pin Pitch	e1		.268 BSC		
Overall Height	A	.140	-	.190	
Overall Width	E	.380	_	.420	
Overall Length	D	.560	-	.650	
Molded Package Length	D1	.330	_	.355	
Tab Length	H1	.204 – .29			
Tab Thickness	A1	.020	-	.055	
Mounting Hole Center	Q	.100	_	.120	
Mounting Hole Diameter	φР	.139	-	.156	
Lead Length	L	.482	_	.590	
Base to Bottom of Lead	A2	.080	-	.115	
Lead Thickness	С	.012 – .025			
Lead Width	b	.015	.027	.040	

Notes:


- 1. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-036B

8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	0.80	0.85	1.00
Standoff	A1	0.00 0.01 0.0		
Contact Thickness	А3	0.20 REF		
Overall Length	D	5.00 BSC		
Overall Width	Е		6.00 BSC	
Exposed Pad Length	D2	3.90	4.00	4.10
Exposed Pad Width	E2	2.20 2.30 2.4		2.40
Contact Width	b	0.35 0.40 0.48		
Contact Length	L	0.50 0.60 0.75		
Contact-to-Exposed Pad	K	0.20	_	_

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е	1.27 BSC			
Optional Center Pad Width	W2			2.40	
Optional Center Pad Length	T2			4.10	
Contact Pad Spacing	С		5.60		
Contact Pad Width (X8)	X1			0.45	
Contact Pad Length (X8)	Y1			1.10	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018D Sheet 1 of 2

8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ALTERNATE LEAD DESIGN (VENDOR DEPENDENT)



	INCHES			
Dimension	MIN	NOM	MAX	
Number of Pins	Ν		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2 $\,$

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	=	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17 - 0.2		0.25	
Lead Width	b	0.31 - 0.51			
Mold Draft Angle Top	α	5° - 15°			
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	Е	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

APPENDIX A: REVISION HISTORY

Revision C (July 2014)

The following is the list of modifications:

- Added value for Electrostatic Discharge (ESD) protection – Machine Model (MM) in General Description: column.
- Updated package marking information and drawings in Section 5.0, Packaging Information.
- 3. Minor grammatical and spelling corrections.

Revision B (March 2012)

The following is the list of modifications:

- Added V_{DD} Ramp Rate value in both DC Characteristics and DC Characteristics (Over Operating Temperature Range) tables.
- 2. Updated package thermal resistances values in Temperature Characteristics table.
- Updated package specification drawings in Section 5.0, Packaging Information to show all available drawings.

Revision A (February 2006)

· Original release of this document.

TC4451/TC4452

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X	XX XXX	Exa	amples:	
Device Temper Rang	• .	a)	TC4451VAT:	12A High-Speed Inverting MOSFET Driver, TO-220 package
Device:	TC4451: 12A High-Speed MOSFET Driver, Inverting TC4452: 12A High-Speed MOSFET Driver, Non-Inverting	b)	TC4451VOA:	12A High-Speed Inverting MOSFET Driver, SOIC package
Temperature Range:	$V = -40^{\circ}C \text{ to } +125^{\circ}C$	c)	TC4451VMF:	12A High-Speed Inverting
Package: *	AT = TO-220, 5-lead MF = Dual, Flat, No-Lead (6x5 mm Body), 8-lead MF713 = Dual, Flat, No-Lead (6x5 mm Body), 8-lead			MOSFET Driver, DFN-S package
	(Tape and Reel) PA = Plastic DIP (300 mil Body), 8-lead OA = Plastic SOIC (150 mil Body), 8-lead OA713 = Plastic SOIC (150 mil Body), 8-lead	a)	TC4452VPA:	12A High-Speed Non-Inverting MOSFET Driver, PDIP package
	(Tape and Reel) *All package offerings are Pb Free (Lead Free).	b)	TC4452VOA:	12A High-Speed Non-Inverting MOSFET Driver, SOIC package
		c)	TC4452VMF:	12A High-Speed Non-Inverting MOSFET Driver, DFN-S package

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2006-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-429-4

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

= ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632 India - Pune

Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

SingaporeTel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 **Thailand - Bangkok**

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-90

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14