

1 Internal schematic diagram and pin configuration

N W (26) GND (1) T/ SD / OD (2) NTC W, OUT W (25) GND Vcc W (3) Vboot W (24) OUT HIN W (4) HIN LVG SD/OD LIN W (5) LIN Vboot OP+ (6) N V (23) OPOUT (7) GND OP+ OPOUT V, OUT V (22) HVG OP- (8) vcc Vcc V (9) HIN SD/OD HIN V (10) ☐ Vboot V (21) LIN V (11) N U (20) GND CIN (12) HVG Vcc U (13) U, OUT U (19) OUT vcc HIN HIN U (14) SD/OD P (18) T / SD / OD (15) Vboot U (17) LIN U (16)

Figure 1. Internal schematic diagram

GIPG300720141542SMD

DS10559 - Rev 9 page 2/27




Table 1. Pin description

Pin	Symbol	Description
1	GND	Ground
2	T/SD/ OD	NTC thermistor terminal/shutdown logic input (active low)/open-drain (comparator output)
3	V _{CC} W	Low-voltage power supply W phase
4	HIN W	High-side logic input for W phase
5	LIN W	Low-side logic input for W phase
6	OP+	Op-amp non-inverting input
7	OP _{OUT}	Op-amp output
8	OP-	Op-amp inverting input
9	V _{CC} V	Low-voltage power supply V phase
10	HIN V	High-side logic input for V phase
11	LIN V	Low-side logic input for V phase
12	CIN	Comparator input
13	V _{CC} U	Low-voltage power supply for V phase
14	HIN U	High-side logic input for V phase
15	T/SD/ OD	NTC thermistor terminal/shutdown logic input (active low)/open-drain (comparator output)
16	LIN U	Low-side logic input for U phase
17	V _{boot} U	Bootstrap voltage for U phase
18	Р	Positive DC input
19	U, OUT _U	U phase output
20	N _U	Negative DC input for U phase
21	V _{boot} V	Bootstrap voltage for V phase
22	V, OUT _V	V phase output
23	N _V	Negative DC input for V phase
24	V _{boot} W	Bootstrap voltage for W phase
25	W, OUT _W	W phase output
26	N _W	Negative DC input for W phase

DS10559 - Rev 9 page 3/27




Figure 2. Pin layout (top view) - N2DIP-26L type L



★ Dummy pins internally connected to P (positive DC input)

GADG181220181209IG

Figure 3. Pin layout (top view) - N2DIP-26L type Z



★ Dummy pins internally connected to P (positive DC input)

GADG181220181216IG

DS10559 - Rev 9 page 4/27



2 Electrical ratings

 T_J = 25 °C unless otherwise specified

2.1 Absolute maximum ratings

Table 2. Inverter part

Symbol	Parameter	Value	Unit
V _{CES}	Collector-emitter voltage for each IGBT ($V_{IN}^{(1)} = 0$)	600	V
I _C	Continuous collector current for each IGBT (T _C = 25 °C)	5	Α
I _{CP} ⁽²⁾	Peak collector current for each IGBT (less than 1 ms)	10	Α
P _{TOT}	Total power dissipation for each IGBT (T _C = 25 °C)	13.6	W

- 1. Applied among HIN_x , LIN_x and GND for x = U, V, W
- 2. Pulse width limited by max. junction temperature.

Table 3. Control part

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Low voltage power supply	-0.3	21	V
V _{boot}	Bootstrap voltage	-0.3	620	V
V _{OUT}	Output voltage applied among OUT_U , OUT_V , OUT_W - GND	V _{boot} - 21	V _{boot} + 0.3	V
V _{CIN}	Comparator input voltage	-0.3	V _{CC} + 0.3	V
V _{op+}	Op-amp non-inverting input	-0.3	V _{CC} + 0.3	V
V _{op-}	Op-amp inverting input	-0.3	V _{CC} + 0.3	V
V _{IN}	Logic input voltage applied among HINx, LINx and GND	-0.3	15	V
V _{T/SD/OD}	Open-drain voltage	-0.3	15	V
dV _{out} /dt	Allowed output slew rate		50	V/ns

Table 4. Total system

Symbol	Parameter	Value	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 s)	1500	Vrms
TJ	Power chip operating junction temperature	-40 to 150	°C
T _C	Module case operation temperature	-40 to 125	°C

DS10559 - Rev 9 page 5/27



2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value	Unit
P., # >	Thermal resistance junction-case single IGBT	9.2	°C/W
R _{th(j-c)}	Thermal resistance junction-case single diode	15	C/VV

DS10559 - Rev 9 page 6/27



3 Electrical characteristics

 T_J = 25 °C unless otherwise noted.

3.1 Inverter part

Table 6. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{CES}	Collector cut-off current (V _{IN} = 0 "logic state")	V _{CE} = 550 V, V _{CC} = V _{Boot} = 15 V	-		250	μΑ
V _{CE(sat)}	Collector-emitter saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_C = 5 \text{ A}$	-	1.7	2.15	V
V _F	Diode forward voltage	V _{IN} = 0 "logic state", I _C = 5 A	-	2.1		V

^{1.} Applied among HIN_x , LIN_x and G_{ND} for x = U, V, W

Table 7. Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{on} ⁽¹⁾	Turn-on time		-	280	-	
t _{c(on)} ⁽¹⁾	Crossover time (on)		-	130	-	
t _{off} ⁽¹⁾	Turn-off time	$V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$	-	950	-	ns
t _{c(off)} ⁽¹⁾	Crossover time (off)	$V_{IN}^{(2)} = 0 \text{ to 5 V, I}_{C} = 5 \text{ A}$	-	115	-	
t _{rr}	Reverse recovery time	(see Figure 5. Switching time definition)	-	94	-	
E _{on}	Turn-on switching energy		-	110	-	μJ
E _{off}	Turn-off switching energy		-	93	-	μυ

^{1.} t_{ON} and t_{OFF} include the propagation delay times of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching times of IGBT itself under the internally given gate driving conditions.

DS10559 - Rev 9 page 7/27

^{2.} Applied among HIN_x , LIN_x and G_{ND} for x = U, V, W.



Figure 4. Switching time test circuit




Figure 5. Switching time definition




Figure 5. Switching time definition refers to HIN, LIN inputs (active high).

DS10559 - Rev 9 page 8/27



3.2 Control part

Table 8. Low-voltage power supply

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC_hys}	V _{CC} UV hysteresis		1.2	1.5	1.8	V
V _{CC_thON}	V _{CC} UV turn-ON threshold		11.5	12	12.5	V
V _{CC_thOFF}	V _{CC} UV turn-OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	$V_{CC} = 10 \text{ V, T/}\overline{\text{SD}}/\text{OD} = 5 \text{ V,}$ LIN = HIN = CIN = 0 V			150	μA
I _{qcc}	Quiescent current	V _{CC} = 10 V, T/ SD /OD = 5 V, LIN = HIN = CIN = 0 V			1	mA
V _{ref}	Internal comparator (CIN) reference voltage		0.51	0.54	0.56	V

Table 9. Bootstrapped voltage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn-ON threshold		11.1	11.5	12.1	V
V _{BS_thOFF}	V _{BS} UV turn-OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	V_{BS} < 9 V, T/ \overline{SD} /OD = 5 V, LIN = 0 V and HIN = 5 V, CIN = 0 V		70	110	μА
I _{QBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}, \text{ T/}\overline{\text{SD}}/\text{OD} = 5 \text{ V},$ LIN = 0 V and HIN = 5 V, CIN = 0		150	210	μА
R _{DS(on)}	Bootstrap driver on-resistance	LVG ON		120		Ω

Table 10. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low logic level voltage				0.8	V
V _{ih}	High logic level voltage		2.25			V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μA
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μA
I _{LINI}	LIN logic "0" input bias current	LIN = 0 V			1	μA
I _{LINh}	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μA
I _{SDh}	SD logic "0" input bias current	SD = 15 V	210	350	477	μA
I _{SDI}	SD logic "1" input bias current	<u>SD</u> = 0 V			3	μA
Dt	Dead time	See Figure 10. Dead time and interlocking waveform definitions		180		ns

DS10559 - Rev 9 page 9/27



Table 11. Op-amp characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage	$V_{ic} = 0 \text{ V}, V_{o} = 7.5 \text{ V}$			6	mV
I _{io}	Input offset current	V _{ic} = 0 V, V _o = 7.5 V		4	40	nA
I _{ib}	Input bias current ⁽¹⁾	v _{ic} - 0 v, v ₀ - 7.5 v		100	200	nA
V _{OL}	Low level output voltage	R_L = 10 kΩ to V_{CC}		75	150	mV
V _{OH}	High level output voltage	R_L = 10 kΩ to GND	14	14.7		V
	Outrout about aircuit aumant	Source, V _{id} = + 1 V; V ₀ = 0 V	16	30		mA
l _o	Output short-circuit current	Sink, V _{id} = -1 V; V _o = V _{CC}	50	80		mA
SR	Slew rate	V _i = 1 - 4 V; C _L = 100 pF; unity gain	2.5	3.8		V/µs
GBWP	Gain bandwidth product	V ₀ = 7.5 V	8	12		MHz
A _{vd}	Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR	Supply voltage rejection ratio	vs V _{CC}	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

^{1.} The direction of input current is out of the IC.

Table 12. Sense comparator characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{ib}	Input bias current	V _{CIN} = 1 V	-		1	μA
V _{od}	Open-drain low level output voltage	I _{od} = 3 mA	-		0.5	V
R _{ON_OD}	Open-drain low level output	I _{od} = 3 mA	-	166		Ω
R _{PD_SD}	SD pull-down resistor ⁽¹⁾		-	125		kΩ
t _{d_comp}	Comparator delay	T/SD/OD pulled to 5 V through 100 kΩ resistor	-	90	130	ns
SR	Slew rate	$C_L = 180 \text{ pF}, R_{pu} = 5 \text{ k}\Omega$	-	60		V/µs
t _{sd}	Shutdown to high-/low-side driver propagation delay	V _{OUT} = 0, V _{boot} = V _{CC} , V _{IN} = 0 to 3.3 V	-	125		
t _{isd}	Comparator triggering to high-/ low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN	-	200		ns

^{1.} Equivalent values as a result of the resistances of three drivers in parallel.

DS10559 - Rev 9 page 10/27



Table 13. Truth table

Conditions	Logic input (V _I)			Output		
Conditions	T/SD/OD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	X ⁽¹⁾	X ⁽¹⁾	L	L	
Interlocking half-bridge tri-state	Н	Н	Н	L	L	
0 "logic state" half-bridge tri-state	Н	L	L	L	L	
1 "logic state" low-side direct driving	Н	Н	L	Н	L	
1 "logic state" high-side direct driving	Н	L	Н	L	Н	


^{1.} X: don't care.

DS10559 - Rev 9 page 11/27




3.2.1 NTC thermistor

Figure 6. Internal structure of SD and NTC



RPD_SD: equivalent value as result of resistances of three drivers in parallel.

Figure 7. Equivalent resistance (NTC//R_{PD_SD})



DS10559 - Rev 9 page 12/27









Figure 9. Voltage of T/SD/OD pin according to NTC temperature




DS10559 - Rev 9 page 13/27



3.3 Waveform definitions

Figure 10. Dead time and interlocking waveform definitions



DS10559 - Rev 9 page 14/27



4 Shutdown function

The device is equipped with three half-bridge IC gate drivers and integrates a comparator for fault detection.


The comparator has an internal voltage reference V_{REF} connected to the inverting input, while the non-inverting input pin (CIN) can be connected to an external shunt resistor for current monitoring.


Since the comparator is embedded in the U IC gate driver, in case of fault it disables directly the U outputs, whereas the shutdown of V and W IC gate drivers depends on the RC value of the external SD circuitry, which fixes the disabling time.

For an effective design of the shutdown circuit, please refer to Application note AN4966.

Figure 11. Shutdown timing waveforms

GADG250120171515FSR





 $\rm R_{SD}$ and $\rm C_{SD}$ external circuitry must be designed to ensure $~V_{on} < V_{il}~~\&~~V_{off} > V_{ih}$

Please refer to AN4966 for further details.

DS10559 - Rev 9 page 15/27

^{*} R_{NTC} to be considered only when the NTC is internally connected to the $T/\overline{SD}/OD$ pin.



5 Application circuit example




Figure 12. Application circuit example

GAD250720161156FSR

Application designers are free to use a different scheme according to the specifications of the device.

DS10559 - Rev 9 page 16/27



5.1 Guidelines

- Input signals HIN, LIN are active high logic. A 375 kΩ (typ.) pull-down resistor is built-in for each input. To avoid input signal oscillation, the wiring of each input should be as short as possible, and the use of RC filters (R₁, C₁) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor C_{VCC} (aluminum or tantalum) can reduce the transient circuit demand on the
 power supply. Also, to reduce any high-frequency switching noise distributed on the power lines, a
 decoupling capacitor C₂ (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible
 to the V_{cc} pin and in parallel with the bypass capacitor.
- The use of an RC filter (R_{SF}, C_{SF}) is recommended to prevent protection circuit malfunction. The time constant (R_{SF} x C_{SF}) should be set to 1 µs and the filter must be placed as close as possible to the C_{IN} pin.
- The \overline{SD} is an input/output pin (open-drain type if it is used as output). A built-in thermistor NTC is internally connected between the \overline{SD} pin and GND. The voltage V_{SD}-GND decreases as the temperature increases, due to the pull-up resistor R_{SD}. In order to keep the voltage always higher than the high-level logic threshold, the pull-up resistor should be set to 1 k Ω or 2.2 k Ω for 3.3 V or 5 V MCU power supply, respectively. The capacitor C_{SD} of the filter on \overline{SD} should be fixed no higher than 3.3 nF in order to assure the \overline{SD} activation time $\tau_A \le 500$ ns. Besides, the filter should be placed as close as possible to the \overline{SD} pin.
- The decoupling capacitor C₃ (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each
 C_{boot}, filters high-frequency disturbance. Both C_{boot} and C₃ (if present) should be placed as close as
 possible to the U, V, W and V_{boot} pins. Bootstrap negative electrodes should be connected to U, V, W
 terminals directly and separated from the main output wires.
- To avoid overvoltage on the V_{cc} pin, a Zener diode (Dz1) can be used. Similarly on the V_{boot} pin, a Zener diode (Dz2) can be placed in parallel with each C_{boot}.
- The use of the decoupling capacitor C₄ (100 to 220 nF, with low ESR and low ESL) in parallel with the
 electrolytic capacitor C_{vdc} is useful to prevent surge destruction. Both capacitors C₄ and C_{vdc} should be
 placed as close as possible to the IPM (C₄ has priority over C_{vdc}).
- By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-couplers is possible.
- Low-inductance shunt resistors have to be used for phase leg current sensing.
- In order to avoid malfunctions, the wiring on N pins, the shunt resistor and P_{WR_GND} should be as short as
 possible.
- The connection of SGN_GND to PWR_GND on one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.

These guidelines ensure the specifications of the device for application designs. For further details, please refer to the relevant application note.

Table 14. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{PN}	Supply voltage	Applied among P-Nu, Nv, Nw		300	500	V
V _{CC}	Control supply voltage	Applied to V _{CC} -GND	13.5	15	18	V
V _{BS}	High-side bias voltage	Applied to V_{BOOTx} -OUT for x = U, V, W	13		18	V
t _{dead}	Blanking time to prevent arm-short	For each input signal	1.5			μs
f _{PWM}	PWM input signal	-40 °C < T _C < 100 °C -40 °C < T _J < 125 °C			25	kHz
T _C	Case operation temperature				100	°C

DS10559 - Rev 9 page 17/27



6 Electrical characteristics (curves)

0.8

1.2

1.6

2.0

∇ _{CE} (V)

Figure 14. V_{ce(sat)} vs collector current

V_{CE(sat)}

V_{CE(sat)}

V_{CC} = 15 V

2.4

T_J = 150 °C

1.6

1.2

T_J = 25 °C

0.8

0

2


4


6

8

I_C(A)

Figure 15. I_C vs case temperature I_C (A) $V_{CC} = 15 \text{ V}, T_J \le 150 \text{ °C}$ $V_{CC} = 15 \text{ V}, T_J \le 150 \text{ °C}$






DS10559 - Rev 9 page 18/27







DS10559 - Rev 9 page 19/27





7 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.


7.1 N2DIP-26L type L package information

Figure 20. N2DIP-26L type L package outline









8558322_typeL_rev3

DS10559 - Rev 9 page 20/27



Table 15. N2DIP-26L type L mechanical data


Dim.	mm				
Dim.	Min.	Тур.	Max.		
Α	4.80	5.10	5.40		
A1	0.80	1.00	1.20		
A2	4.00	4.10	4.20		
A3	1.70	1.80	1.90		
A4	1.70	1.80	1.90		
A5	8.10	8.40	8.70		
A6	1.75				
b	0.53		0.72		
b2	0.83		1.02		
С	0.46		0.59		
D	32.05	32.15	32.25		
D1	2.10				
D2	1.85				
D3	30.65	30.75	30.85		
E	12.35	12.45	12.55		
е	1.70	1.80	1.90		
e1	2.40	2.50	2.60		
eB1	14.25	14.55	14.85		
L	0.85	1.05	1.25		
Dia	3.10	3.20	3.30		


DS10559 - Rev 9 page 21/27





7.2 N2DIP-26L type Z package information

Figure 21. N2DIP-26L type Z package outline









8558322_typeZ_rev3

DS10559 - Rev 9 page 22/27



Table 16. N2DIP-26L type Z mechanical data


Dim.	mm				
Dim.	Min.	Тур.	Max.		
A	4.80	5.10	5.40		
A1	0.80	1.00	1.20		
A2	4.00	4.10	4.20		
A3	1.70	1.80	1.90		
A4	1.70	1.80	1.90		
A5	8.10	8.40	8.70		
A6	1.75				
b	0.53		0.72		
b2	0.83		1.02		
С	0.46		0.59		
D	32.05	32.15	32.25		
D1	2.10				
D2	1.85				
D3	30.65	30.75	30.85		
E	12.35	12.45	12.55		
е	1.70	1.80	1.90		
e1	2.40	2.50	2.60		
eB1	16.10	16.40	16.70		
eB2	21.18	21.48	21.78		
L	0.85	1.05	1.25		
Dia	3.10	3.20	3.30		

DS10559 - Rev 9 page 23/27



7.3 N2DIP-26L packing information

Figure 22. N2DIP-26L tube (dimensions are in mm)



DS10559 - Rev 9 page 24/27



Revision history

Table 17. Document revision history

Date	Revision	Changes
08-Sep-2014	1	Initial release.
		- Minor text edits throughout the document.
	2	Updated Figure 1, 4, 7, 9 and 10.Added Figure 6 and Figure 7.
29-Oct-2014		 Updated values for the I_{SDh} and I_{SDl} parameters in <i>Table 10: Logic inputs</i>. Added footnote to <i>Table 12</i>.
		 Removed NTC thermistor table and "Resistance variation vs. temperature" equation from Section 3.1.1: NTC thermistor
07-Nov-2014	3	Minor text and formatting edits throughout document.
		Minor text and formatting edits throughout document.
24-Jul-2015	4	Updated cover page package image. Updated <i>Table 3, Table 6, Table 7, Table 8, Table 9</i> , and <i>Table 10</i>
		Added Section 7: Electrical characteristics (curves)
21 Aug 2015	5	Modified: Figure 13
21-Aug-2015	5	Minor text changes
09-Dec-2015		Modified: Features
09-Dec-2015	6	Minor text changes
	7	Modified features on cover page.
		Modified Table 7: "Static", Table 8: "Inductive load switching time and energy".
		Modified Figure 2: "Switching time test circuit".
17-Mar-2017		Modified Table 9: "Low voltage power supply", Table 12: "Op-amp characteristics".
		Modified Figure 4: "Internal structure of SD and NTC".
		Modified Figure 10: "Application circuit example".
		Minor text changes.
	8	Removed maturity status indication from cover page.
		Updated package silhouette on cover page.
15-Oct-2018		Updated Section 4 Shutdown function and Section 5.1 Guidelines.
		Updated Section 6 Electrical characteristics (curves).
		Minor text changes
		Added Figure 2. Pin layout (top view) - N2DIP-26L type L and Figure 3. Pin layout (top view) - N2DIP-26L type Z.
01-Mar-2019	9	Modified Figure 11. Shutdown timing waveforms.
		Minor text changes.

DS10559 - Rev 9
Downloaded from Arrow.com. page 25/27



Contents

1	Inte	rnal schematic diagram and pin configuration				
2	Elec	Electrical ratings				
	2.1	Absolute maximum ratings	5			
	2.2	Thermal data	5			
3	Elec	ctrical characteristics	7			
	3.1	Inverter part				
	3.2	Control part				
		3.2.1 NTC thermistor	12			
	3.3	Waveform definitions	14			
4	Shu	ıtdown function				
5	Арр	olication circuit example				
	5.1	Guidelines	17			
6	Elec	ctrical characteristics (curves)	18			
7	Pac	kage information	20			
	7.1	N2DIP-26L type L package information	20			
	7.2	N2DIP-26L type Z package information	21			
	7.3	N2DIP-26L packing information	23			
Re	vision	history	25			



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS10559 - Rev 9 page 27/27