Table of Contents

1	Orde	ring Information
	1.1	Orderable Parts
	1.2	MPC567xF Family Differences
2	MPC	5674F Blocks
	2.1	Block Diagram
3	Pin A	ssignments
-	3.1	324-ball TEPBGA Pin Assignments
	3.2	416-ball TEPBGA Pin Assignments
	3.3	516-ball TEPBGA Pin Assignments14
	3.4	Signal Properties and Muxing
4		rical Characteristics
	4.1	Maximum Ratings
	4.2	Thermal Characteristics
		4.2.1 General Notes for Specifications at Maximum
	4.3	Junction Temperature
	4.3 4.4	Junction Temperature
	4.4	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25
	4.4 4.5	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25
	4.4	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25Power Up/Down Sequencing.29
	4.4 4.5	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25Power Up/Down Sequencing.294.6.1Power-Up.29
	4.4 4.5	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25Power Up/Down Sequencing.294.6.1Power-Up.294.6.2Power-Down.30
	4.4 4.5	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25Power Up/Down Sequencing.294.6.1Power-Up.294.6.2Power-Down.304.6.3Power Sequencing and POR Dependent on VDDA
	4.4 4.5 4.6	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25Power Up/Down Sequencing.294.6.1Power-Up.294.6.2Power-Down.304.6.3Power Sequencing and POR Dependent on VDA 30
	4.4 4.5	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25Power Up/Down Sequencing.294.6.1Power-Up.294.6.2Power-Down.304.6.3Power Sequencing and POR Dependent on VDA 30DC Electrical Specifications.30
	4.4 4.5 4.6	Junction Temperature.23EMI (Electromagnetic Interference) Characteristics.24ESD Characteristics.25PMC/POR/LVI Electrical Specifications.25Power Up/Down Sequencing.294.6.1Power-Up.294.6.2Power-Down.304.6.3Power Sequencing and POR Dependent on VDA 30

	4.8 4.9	Oscillator and FMPLL Electrical Characteristics 35 eQADC Electrical Characteristics 37
		4.9.1 ADC Internal Resource Measurements 39
	4.10	C90 Flash Memory Electrical Characteristics 40
	4.11	AC Specifications
		4.11.1 Clocking
		4.11.2 Pad AC Specifications 44
	4.12	
		4.12.1 Generic Timing Diagrams
		4.12.2 Reset and Configuration Pin Timing 46
		4.12.3 IEEE 1149.1 Interface Timing
		4.12.4 Nexus Timing 50
		4.12.5 External Bus Interface (EBI) Timing 53
		4.12.6 External Interrupt Timing (IRQ Pin) 57
		4.12.7 eTPU Timing 57
		4.12.8 eMIOS Timing 58
		4.12.9 DSPI Timing 59
5	Packa	age Information
	5.1	324-Pin Package
	5.2	416-Pin Package
	5.3	516-Pin Package
6	Produ	uct Documentation
Арр	oendix	ASignal Properties and Muxing
Арр	oendix	BRevision History 127

1 Ordering Information

1.1 Orderable Parts

Figure 1 and Table 1 describe and list the orderable part numbers for the MPC5674F.

		M PC 5674F <u>F</u> <u>3</u> M VR	<u>3</u> R
	Qualification status Core code		
Note: Not all options are available on all devices. Refer to Table 1.	Revision of Silicon Temperature range		
	Operating frequency (MHz)		
	Tape and reel status		
Temperature Range M = −40 °C to 125 °C	Package Identifier VZ = 324 BGA Pb-free VR = 416 BGA Pb-free VY = 516 BGA Pb-free VV = 516 BGA SnPb		Tape and Reel Status R = Tape and reel (blank) = Trays
Qualification Status P = Pre qualification M = Fully spec, qualified.	general market flow	Revision of Silicon 3 = Rev 3	Fab Revision ID F = ATMC

S = Fully spec. qualified, automotive flow

Figure 1. MPC5674F Orderable Part Number Description

Francis Dort Number	Deckers Decerintian	Speed	d (MHz) ¹	Operating Temperature ²		
Freescale Part Number	Package Description	Nominal	Max³ (f_{MAX})	Min (T _L)	Max (T _H)	
SPC5673FF3MVR3	416 PBGA, no EBI, Pb-free	264	270	−40 °C	125 °C	
SPC5673FF3MVY3	516 PBGA, w/EBI, Pb-free	264	270	−40 °C	125 °C	
SPC5673FF3MVV2	516 PBGA, w/EBI, SnPb	264	270	−40 °C	125 °C	
SPC5674FF3MVR3	416 PBGA, no EBI, Pb-free	264	270	−40 °C	125 °C	
SPC5673FF3MVY2	516 PBGA, w/EBI, Pb-free	200	200	−40 °C	125 °C	
SPC5674FF3MVY3	516 PBGA, w/EBI, Pb-free	264	270	−40 °C	125 °C	
SPC5674FF3MVV3	516 PBGA, w/EBI, SnPb	264	270	−40 °C	125 °C	
SPC5674FF3MVZ2	324 PBGA, no EBI, Pb-free	200	200	−40 °C	125 °C	

Table 1. Orderable Part Numbers

¹ For the operating mode frequency of various blocks on the device, see Table 27.

 2 The lowest ambient operating temperature is referenced by T_L; the highest ambient operating temperature is referenced by T_H.

³ Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 MHz system clock + 2% FM.

Ordering Information

1.2 MPC567xF Family Differences

Table 2 lists the differences between the MPC567xF devices. Refer to the *MPC5674F Reference Manual* for a full feature list and comparison.


Feature	MPC5674F	MPC5674F	MPC5673F	MPC5673F
Package	416 BGA	324 BGA	416 BGA	324 BGA
C C	516 BGA		516 BGA	
Flash	4 MB	4 MB	3 MB	3 MB
SRAM	256 KB	256 KB	192 KB	192 KB
External bus	Yes	No	Yes	No
	(516 BGA only)		(516 BGA only)	
Serial	3	2	3	2
eSCI_A	Yes	Yes	Yes	Yes
eSCI_B	Yes	Yes	Yes	Yes
eSCI_C	Yes	No	Yes	No
SPI	4	3	4	3
DSPI_A	Yes	No	Yes	No
DSPI_B	Yes	Yes	Yes	Yes
DSPI_C	Yes	Yes	Yes	Yes
DSPI_D	Yes	Yes	Yes	Yes
eMIOS	32 channel	22 channel	32 channel	22 channel
eTPU2	64 channel	47 channel	64 channel	47 channel
eTPU_A	Yes (32 ch)	Yes (26 ch)	Yes	Yes (26 ch)
eTPU_B	Yes (32 ch)	Yes (21 ch, no TCRCLK)	Yes	Yes (21 ch, no TCRCLK)
ADC	64 channel	48 channel	64 channel	48 channel
eQADC_A		Yes (24 ch)	× (04 1)1	Yes (24 ch)
eQADC_B	— Yes (64 ch) ¹	Yes (24 ch)	— Yes (64 ch) ¹	Yes (24 ch)

¹ There are two pairs of 24 channels plus 16 shared channels. This gives 64 channels total: 40 per ADC (since 16 are shared).

2 MPC5674F Blocks

2.1 Block Diagram

Figure 2 shows a top-level block diagram of the MPC5674F device.





SRAM

VLE

- General-purpose static RAM

- Variable length instruction encoding

3 Pin Assignments

eMIOS – Enhanced modular I/O system

eQADC - Enhanced queued A/D converter module


The figures in this section show the primary pin function. For the full signal properties and muxing table, see Appendix A, Signal Properties and Muxing.

MPC5674F Microcontroller Data Sheet, Rev. 9

Freescale Semiconductor

3.1 324-ball TEPBGA Pin Assignments

Figure 3 shows the 324-ball TEPBGA pin assignments. The same information is shown in Figure 4 through Figure 5.



	1	2	3	4	5	6	7	8	9	10	11	
A	VSS	VDD	RSTOUT	ANA0	ANA1	ANA4	ANA5	ANA15	VDDA_A0	VRH_A	VRL_A	A
В	VDDEH1	VSS	VDD	TEST	ANA2	ANA3	ANA6	ANA7	VDDA_A0	VSSA_A1	REF– BYPCA	В
С	ETPUA21	ETPUA26	VSS	VDD	ANA8	ANA10	ANA9	ANA13	ANA17	ANA19	ANA21	с
D	ETPUA23	ETPUA25	ETPUA31	VSS	VDD	ANA11	ANA12	ANA14	ANA16	ANA18	ANA20	D

E ETPUA20 ETPUA22 ETPUA24 ETPUA30

F ETPUA13 ETPUA14 ETPUA15 ETPUA27

G ETPUA10 ETPUA11 ETPUA12 ETPUA17

H ETPUA5 ETPUA6 ETPUA9 ETPUA16

J ETPUA1 ETPUA2 ETPUA3 ETPUA4

VDD

VSTBY

K TCRCLKA ETPUA0

MPC5674F 324 TEPBGA

(as viewed from top through the package)

VSS	VSS	VSS	J
VSS	VSS	VSS	к
VSS	VSS	VSS	L
VDDE2	VSS	VSS	М
VDDE2	VDDE2	VSS	N
VDDE2	VDDE2	VSS	Ρ

L	BOOT- CFG1	PLLCFG1	PLLCFG2	VDDEH1					VSS	VSS	VSS	L
М	JCOMP	RESET	PLLCFG0	RDY					VDDE2	VSS	VSS	М
Ν	VDDE2	мско	MSEO1	EVTI					VDDE2	VDDE2	VSS	N
Ρ	EVTO	MSEO0	MDO0	MDO1					VDDE2	VDDE2	VSS	Ρ
R	MDO2	MDO3	MDO4	MDO5								
Т	MDO6	MDO7	MDO8	VDDE2								
U	MDO9	MDO10	MDO11	MDO15								
V	MDO12	VDDE2	MDO14	VDD33_2								
W	TDO	MDO13	TMS	VSS	VDD	VDDE2	PCSB2	VDDEH4	VDD	EMIOS8	EMIOS9	W
Y	тск	TDI	VSS	VDD	FR_A_ TX	FR_B_ TX	SCKA	SCKB	PCSB0	EMIOS2	EMIOS5	Y
AA	ENGCLK	VSS	VDD	FR_A_ RX	FR_B_ RX	PCSA5	SINA	SINB	EMIOS0	EMIOS3	EMIOS10	AA
AB	VSS	VDD	FR_A_ TX_EN	VDDE2	FR_B_ TX_EN	PCSA0	SOUTA	SOUTB	EMIOS1	EMIOS4	EMIOS7	AB
	1	2	3	4	5	6	7	8	9	10	11	


Figure 4. MPC5674F 324-ball TEPBGA (1 of 2)

	12	13	14	15	16	17	18	19	20	21	22	_
A	REF- BYPCB1	VDDA_B0	REF– BYPCB1	VRL_B	VRH_B	ANB2	ANB3	ANB6	ANB7	ANB22	VSS	A
В	REF– BYPCB	VDDA_B1	VSSA_B0	ANB0	ANB1	ANB4	ANB5	ANB19	ANB23	VSS	TCRCLKC	в
С	ANA23	ANB10	ANB9	ANB11	ANB12	ANB14	ANB16	ANB20	VSS	ETPUC0	VDDEH7	с
D	ANA22	ANB8	ANB13	ANB15	ANB17	ANB18	ANB21	VSS	ETPUC1	ETPUC3	ETPUC2	D
				ETPUC5	ETPUC10	ETPUC11	ETPUC4	E				
			MPC	C5674F	324 T	EPBG	A	ETPUC12	ETPUC14	ETPUC13	ETPUC9	F
			(as view	ed from to	p through	the pack	age)	ETPUC20	ETPUC18	ETPUC19	ETPUC17	G
								VDDEH7	ETPUC23	ETPUC22	ETPUC21	н
J	VSS	VSS	VSS					ETPUC27	ETPUC28	ETPUC26	ETPUC24	J
K	VSS	VSS	VSS					ETPUC31	ETPUC30	ETPUC29	ETPUC25	ĸ
L	VSS	VSS	VSS					ETPUB12	ETPUB13	ETPUB14	VDDEH7	L
М	VSS	VSS	VSS					ETPUB7	ETPUB10	ETPUB11	ETPUB9	М
N	VSS	VSS	VSS					ETPUB0	VDDEH6	ETPUB8	ETPUB6	N
Ρ	VSS	VSS	VSS					TCRCLKB	ETPUB16	ETPUB5	ETPUB4	Ρ
								ETPUB1	ETPUB17	ETPUB3	ETPUB2	R
								ETPUB19	ETPUB18	VDDEH6	REGCTL	т
								ETPUB31	ETPUB30	VDDREG	VSSSYN	U
								VDD	REGSEL	VSSFL	EXTAL	v
W	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNTXC	CNRXC	CNRXB	VSS	VDD	VDD33_3	XTAL	w
Y	EMIOS14	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNRXD	VSS	VDD	VDDSYN	Y
AA	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS28	EMIOS29	CNRXA	SCKC	SINC	VSS	VDD	AA
AB	EMIOS11	EMIOS12	EMIOS16	EMIOS20	EMIOS24	CNTXA	SOUTC	PCSC0	VDDEH4	CNTXD	VSS	AB
	12	13	14	15	16	17	18	19	20	21	22	

Figure 5. MPC5674F 324-ball TEPBGA (2 of 2)

3.2 416-ball TEPBGA Pin Assignments

Figure 6 shows the 416-ball TEPBGA pin assignments in one figure. The same information is shown in Figure 7 through Figure 10.



MPC5674F Microcontroller Data Sheet, Rev. 9

Freescale Semiconductor

	1	2	3	4	5	6	7	8	9	10	11	12	13	1
A	VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REFBYP- CA1	VRL_A	VRH_A	AN28	A
В	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REFBYPCA	AN24	AN27	В
С	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	С
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	D
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26										Е
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22	F									
G	ETPUA15	ETPUA16	ETPUA17	ETPUA18					416-ba top throu (1 of 4)					G
Н	ETPUA11	ETPUA12	ETPUA14	ETPUA13										Н
J	ETPUA7	ETPUA8	ETPUA9	ETPUA10										J
K	ETPUA3	ETPUA4	ETPUA5	ETPUA6						VSS	VSS	VSS	VSS	К
L	TCRCLKA	ETPUA0	ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	L
М	VDD33_1	TXDA	RXDA	VSTBY						VSS	VSS	VSS	VSS	М
N	RXDB	BOOTCFG1	WKPCFG	VDD						VDDE2	VSS	VSS	VSS	N
	1	2	3	4	5	6	7	8	9	10	11	12	13	I

Figure 7. MPC5674F 416-ball TEPBGA (1 of 4)

	14	15	16	17	18	19	20	21	22	23	24	25	26	
A	AN32	AN36	VDDA_B0	REFBYP- CB1	VRL_B	VRH_B	ANB7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS	A
В	AN29	AN33	VDDA_B1	VSSA_B0	REFBYPCB	ANB6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC	В
С	AN30	AN34	AN37	AN38	ANB0	ANB4	ANB5	ANB12	ANB16	ANB19	VSS	ETPUC0	ETPUC1	С
D	AN31	AN35	AN39	ANB1	ANB2	ANB3	ANB9	ANB13	ANB20	VSS	VDDEH7	ETPUC2	ETPUC3	D
E				VDDEH7	ETPUC4	ETPUC5	ETPUC6	Е						
F					ETPUC7	ETPUC8	ETPUC9	ETPUC10	F					
G			-	5674F wed from	ETPUC11	ETPUC12	ETPUC13	ETPUC14	G					
Н										ETPUC15	ETPUC16	ETPUC17	ETPUC18	н
J										ETPUC19	ETPUC20	ETPUC21	ETPUC22	J
к	VSS	VSS	VSS	VSS						ETPUC23	ETPUC24	ETPUC25	ETPUC26	К
L	VSS	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC29	ETPUC30	L
М	VSS	VSS	VSS	VSS						ETPUC31	ETPUB15	ETPUB14	VDDEH7	М
N	VSS	VSS	VSS	VSS						VDDEH6	ETPUB11	ETPUB12	ETPUB13	N
'	14	15	16	17	18	19	20	21	22	23	24	25	26	
				Figu	ıre 8. MI	PC5674	F 416-b	all TEPE	BGA (2	of 4)				

MPC5674F Microcontroller Data Sheet, Rev. 9

Downloaded from Arrow.com.

	1	2	3	4	5	6	7	8	9	10	11	12	13	
Ρ	TXDB	PLLCFG1	PLLCFG2	VDDEH1						VDDE2	VDDE2	VSS	VSS	Ρ
R	JCOMP	RESET	PLLCFG0	RDY						VDDE2	VDDE2	VSS	VSS	R
Т	VDDE2	МСКО	MSEO1	EVTI						VDDE2	VDDE2	VDDE2	VSS	Т
U	EVTO	MSEO0	MDO0	MDO1						VDDE2	VDDE2	VDDE2	VSS	U
V	MDO2	MDO3	MDO4	MDO5										V
W	MDO6	MDO7	MDO8	VDDE2										W
Y	MDO9	MDO10	MDO11	MDO15		MPC5674F 416-ball TEPBGA (as viewed from top through the package) Y (3 of 4)							Y	
AA	MDO12	MDO13	MDO14	VDD33_2										AA
AB	TDO	TCK	TMS	VDD										AB
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	AC
AD	ENGCLK	VDD	VSS	FR_A_TX	FR_B_TX	PCSA5	SOUTA	SCKA	PCSB0	PCSB3	EMIOS2	EMIOS5	EMIOS9	AD
AE	VDD	VSS	FR_A_RX	FR_B_RX	PCSA4	PCSA0	PCSA3	SCKB	SINB	EMIOS0	EMIOS3	EMIOS6	EMIOS10	AE
AF	VSS	VDDE2	FR_A_ TX_EN	FR_B_ TX_EN	VDDEH3	PCSB5	SINA	PCSB2	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	AF
	1	2	3	4	5	6	7 F 416-b :	8	9	10	11	12	13	


Figure 9. MPC5674F 416-ball TEPBGA (3 of 4)

	14	15	16	17	18	19	20	21	22	23	24	25	26	
Ρ	VSS	VSS	VSS	VSS						ETPUB7	ETPUB8	ETPUB9	ETPUB10	Ρ
R	VSS	VSS	VSS VSS VSS ET								ETPUB4	ETPUB5	ETPUB6	R
Т	VSS	VSS	VSS VSS TO							TCRCLKB	ETPUB0	ETPUB1	ETPUB2	т
U	VSS	VSS	VSS	VSS			ETPUB19	ETPUB18	ETPUB17	ETPUB16	U			
V								ETPUB26	ETPUB22	ETPUB21	ETPUB20	V		
W										REGSEL	ETPUB25	ETPUB24	ETPUB23	W
Y					416-ba top throu (4 of 4)					ETPUB29	ETPUB28	ETPUB27	REGCTL	Y
AA					. ,					VDD33_3	ETPUB30	VDDREG	VSSSYN	AA
AB										VDD	ETPUB31	VSSFL	EXTAL	AB
AC	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL	AC
AD	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN	AD
AE	EMIOS13	13 EMIOS17 EMIOS21 EMIOS25 EMIOS29 CNRXA CNRXC PCSC0 SINC								PCSC2	PCSC5	VSS	VDD	AE
AF	EMIOS12	EMIOS16	EMIOS20	EMIOS24	EMIOS28	CNTXA	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5	VSS	AF
	14	15	16	17 Figur	18	19	20	21 Dall TEP	22	23	24	25	26	

Figure 10. MPC5674F 416-ball TEPBGA (4 of 4)

3.3 516-ball TEPBGA Pin Assignments

Figure 11 shows the 516-ball TEPBGA pin assignments in one figure. The same information is shown split into four quadrants in Figure 12 through Figure 15.






Figure 12. MPC5674F 516-ball TEPBGA (1 of 4)

	14	15	16	17	18	19	20	21	22	23	24	25	26	
A	AN29	AN36	VDDA_B0	REF- BYPCB1	VRL_B	VRH_B	ANB5	ANB9	ANB12	ANB18	ANB21	VSS		A
В	AN30	AN32	VDDA_B1	VSSA_B0	REFBYPCB	ANB4	ANB8	ANB10	ANB13	ANB19	ANB22	VSS	VSS	В
С	AN31	AN34	AN39	AN37	ANB0	ANB7	ANB6	ANB11	ANB15	ANB20	VSS	ETPUC0	ETPUC1	С
D	AN33	AN35	AN38	ANB1	ANB2	ANB3	ANB14	ANB16	ANB17	VSS	VDDEH7	ETPUC2	ETPUC3	D
E	VSS	VSS	VSS	VSS	VSS	VSS	ANB23	VSS	VSS	VDDEH7	ETPUC4	ETPUC5	ETPUC6	E
F	VSS												ETPUC10	F
G		MPC5674F 516-ball TEPBGA (as viewed from top through the package) (2 of 4) (2 of 4)												G
Н								ETPUC19	ETPUC16	ETPUC17	ETPUC18	ETPUC20	ETPUC21	Н
J									ETPUC22	ETPUC23	ETPUC24	ETPUC26	ETPUC27	J
К	VSS	VSS	VSS	VSS				ETPUC25	ETPUC28	ETPUC29	ETPUC30	ETPUC31	D_DAT15	К
L	VSS	VSS	VSS	VSS				VDD33_6	D_DAT14	D_DAT13	D_DAT12	D_DAT11	D_DAT10	L
М	VSS	VSS	VSS	VSS					D_DAT9	D_DAT8	D_DAT7	D_DAT5	VDDEH7	М
N	VSS	VSS	VSS	VSS				VDDE10	D_DAT6	VDDEH6	D_DAT2	D_DAT3	D_DAT4	N
	14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 13. MPC5674F 516-ball TEPBGA (2 of 4)

Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	
Ρ	D_ADD9	D_ADD10	D_ADD11	VDDEH1	D_WE1	VDD33_1				VDDE2	VDDE2	VSS	VSS	Ρ
R	D_ADD12	D_ADD13	D_ADD14	D_ADD15	D_ADD16					VDDE2	VDDE2	VSS	VSS	R
Т	VDDE2	D_ADD18	D_ADD19	D_ADD20	D_ADD17	D_CS3				VDDE2	VDDE2	VDDE2	VSS	Т
U	D_CS2	JCOMP	RDY	МСКО	MSEO1	MSEO0				VDDE2	VDDE2	VDDE2	VSS	U
V	EVTI	EVTO	MDO0	MDO2	MDO3									V
W	MDO4	MDO5	MDO6	VDDE2	MDO8	MDO1							W	
Y	MDO7	MDO9	MDO10	MDO11	MDO12		Y					Y		
AA	MDO13	MDO14	MDO15	VDD33_1	VDDE8	VSS		PCSA5		SOUTB	VDD33_4		VDDE9	AA
AB	TDO	ТСК	TMS	VDD	VSS	VDDE9	VDDE9	SCKA	SINB	D_CS1	D_ADD21	D_ADD29	EMIOS1	AB
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	SOUTA	SCKB	PCSB3	VDDEH3	VDDEH4	VDD	EMIOS0	AC
AD	ENGCLK	VDD	VSS	FR_A_TX	FR_B_TX	PCSA0	PCSA3	PCSB2	D_CS0	D_ADD22	D_ADD25	D_ADD28	EMIOS2	AD
AE	VDD	VSS	FR_A_RX	FR_B_RX	PCSA4	PCSB5	SINA	PCSB1	D_TS	D_ADD23	D_ADD26	D_ADD30	EMIOS3	AE
AF		VDDE2	FR_A_ TX_EN	FR_B_ TX_EN	VDDEH3	PCSA2	PCSB4	PCSB0	D_TA	D_ADD24	D_ADD27	D_CLKOUT	EMIOS4	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	
				Figu	re 14. M	PC5674	IF 516-b	all TEP	BGA (3	of 4)				

MPC5674F Microcontroller Data Sheet, Rev. 9

17

	14	15	16	17	18	19	20	21	22	23	24	25	26	
Ρ	VSS	VSS	VSS	VSS				VDDE10	ETPUB13	D_OE	D_ALE	D_DAT0	D_DAT1	Ρ
R	VSS	VSS	VSS	VSS					ETPUB9	ETPUB12	ETPUB14	ETPUB15	D_RD_WR	R
Т	VSS	VSS	VSS	VSS				ETPUB17	ETPUB3	ETPUB7	ETPUB8	ETPUB10	ETPUB11	Т
U	VSS	VSS	VSS	VSS				ETPUB23	ETPUB1	ETPUB2	ETPUB4	ETPUB5	ETPUB6	U
V					nrough the	EPBG			ETPUB21	ETPUB22	ETPUB16	TCRCLKB	ETPUB0	V
W				(4 0)	4)			ETPUB25	ETPUB29	REGSEL	ETPUB20	ETPUB19	ETPUB18	W
Y									ETPUB31	ETPUB26	ETPUB27	ETPUB24	REGCTL	Y
AA	VDD33_4		EMIOS23	EMIOS31		CNRXB		VSS	VDDE10	VDD33_3	ETPUB28	VDDREG	VSSSYN	AA
AB	EMIOS11	EMIOS17	EMIOS19	EMIOS29	VDDE9	VDDE9	VDDE9	VDDE9	VSS	VDD	ETPUB30	VSSSFL	EXTAL	AB
AC	EMIOS8	EMIOS13	EMIOS22	EMIOS24	EMIOS28	CNTXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL	AC
AD	EMIOS7	EMIOS12	EMIOS16	EMIOS18	EMIOS27	CNRXA	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN	AD
AE	EMIOS6	EMIOS10	EMIOS15	EMIOS21	EMIOS26	CNTXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD	AE
AF	EMIOS5	EMIOS9	EMIOS20	EMIOS14	EMIOS25	EMIOS30	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5		AF
	14	15	16	17 Eigu	18	19	20	21 Dall TEP	22 BGA (4	23	24	25	26	

Figure 15. MPC5674F 516-ball TEPBGA (4 of 4)

3.4 Signal Properties and Muxing

See Appendix A, Signal Properties and Muxing, for a listing and description of the pin functions and properties.

4 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5674F.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

4.1 Maximum Ratings

Spec	Characteristic	Symbol	Min	Max	Unit
1	1.2 V Core Supply Voltage	V _{DD}	-0.3	2.0 ²	V
2	SRAM Standby Voltage	V _{STBY}	-0.3	6.4 ^{3,4}	V
3	Clock Synthesizer Voltage	V _{DDSYN}	-0.3	5.3 ^{4,5}	V
4	I/O Supply Voltage (I/O buffers and predrivers)	V _{DD33}	-0.3	5.3 ^{4,5}	V
5	Analog Supply Voltage (reference to V _{SSA} ⁶)	V _{DDA} ⁷	-0.3	6.4 ^{3,4}	V
6	I/O Supply Voltage (fast I/O pads)	V _{DDE}	-0.3	5.3 ^{4,5}	V
7	I/O Supply Voltage (medium I/O pads)	V _{DDEH}	-0.3	6.4 ^{3,4}	V
8	Voltage Regulator Input Supply Voltage	V _{DDREG}	-0.3	6.4 ^{3,4}	V
9	Analog Reference High Voltage (reference to V _{RL} ⁸)	V _{RH} ⁹	-0.3	6.4 ^{3,4}	V
10	V_{SS} to V_{SSA}^8 Differential Voltage	$V_{SS} - V_{SSA}$	-0.1	0.1	V
11	V _{REF} Differential Voltage	$V_{RH} - V_{RL}$	-0.3	6.4 ^{3,4}	V
12	V _{RL} to V _{SSA} Differential Voltage	$V_{RL} - V_{SSA}$	-0.3	0.3	V
13	V _{DD33} to V _{DDSYN} Differential Voltage	V _{DD33} – V _{DDSYN}	-0.1	0.1	V
14	$V_{\rm SSSYN}$ to $V_{\rm SS}$ Differential Voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-0.1	0.1	V
15	Maximum Digital Input Current ¹⁰ (per pin, applies to all digital pins)	I _{MAXD}	-3 ¹¹	3 ¹¹	mA
16	Maximum Analog Input Current ¹² (per pin, applies to all analog pins)	I _{MAXA}	- 3 ⁷	3 ^{7,11}	mA
17	Maximum Operating Temperature Range ¹³ – Die Junction Temperature	Тյ	-40.0	150.0	°C
18	Storage Temperature Range	T _{stg}	-55.0	150.0	°C
19	Maximum Solder Temperature ¹⁴ Pb-free package SnPb package	T _{sdr}		260.0 245.0	°C
20	Moisture Sensitivity Level ¹⁵	MSL	-	3	_

Table 3. Absolute Maximum Ratings¹

- ¹ Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- ² 2.0 V for 10 hours cumulative time, 1.2V +10% for time remaining.
- 3 6.4 V for 10 hours cumulative time, 5.0V +10% for time remaining.
- ⁴ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.
- ⁵ 5.3 V for 10 hours cumulative time, 3.3V +10% for time remaining.
- ⁶ MPC5674F has two analog power supply pins on the pinout: VDDA_A and VDDA_B.
- ⁷ MPC5674F has two analog ground supply pins on the pinout: VSSA_A and VSSA_B.
- ⁸ MPC5674F has two analog low reference voltage pins on the pinout: VRL_A and VRL_B.
- ⁹ MPC5674F has two analog high reference voltage pins on the pinout: VRH_A and VRH_B.
- ¹⁰ Total injection current for all pins must not exceed 25 mA at maximum operating voltage.
- ¹¹ Injection current of ±5 mA allowed for limited duration for analog (ADC) pads and digital 5 V pads. The maximum accumulated time at this current shall be 60 hours. This includes an assumption of a 5.25 V maximum analog or V_{DDEH} supply when under this stress condition.
- ¹² Total injection current for all analog input pins must not exceed 15 mA.
- ¹³ Lifetime operation at these specification limits is not guaranteed.
- ¹⁴ Solder profile per CDF-AEC-Q100.
- ¹⁵ Moisture sensitivity per JEDEC test method A112.

4.2 Thermal Characteristics

Table 4. Thermal Characteristics, 416-pin TEPBGA Package¹

Characteristic	Symbol	Value	Unit
Junction to Ambient ^{2,3} Natural Convection (Single layer board)	$R_{ extsf{ heta}JA}$	24	°C/W
Junction to Ambient ^{2,4} Natural Convection (Four layer board 2s2p)	R_{\thetaJA}	18	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	R _{0JMA}	19	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	$R_{ ext{ heta}JMA}$	14	°C/W
Junction to Board ⁵	$R_{\theta JB}$	9	°C/W
Junction to Case ⁶	R _{θJC}	6	°C/W
Junction to Package Top ⁷ Natural Convection	Ψ_{JT}	2	°C/W

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

- ² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- ³ Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- ⁴ Per JEDEC JESD51-6 with the board horizontal.
- ⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- ⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Characteristic	Symbol	Value	Unit
Junction to Ambient ^{2,3} Natural Convection (Single layer board)	$R_{ extsf{ heta}JA}$	25	°C/W
Junction to Ambient ^{2,4} Natural Convection (Four layer board 2s2p)	$R_{ extsf{ heta}JA}$	18	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	R_{\thetaJMA}	20	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	R_{\thetaJMA}	15	°C/W
Junction to Board ⁵	$R_{\theta JB}$	10	°C/W
Junction to Case ⁶	$R_{ ext{ heta}JC}$	6	°C/W
Junction to Package Top ⁷ Natural Convection	Ψ _{JT}	2	°C/W

Table 5. Thermal Characteristics, 516-pin TEPBGA Package¹

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- ³ Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- ⁴ Per JEDEC JESD51-6 with the board horizontal.
- ⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- ⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

MPC5674F Thermal Characteristic	Symbol	Value	Unit
Junction to ambient ^{2, 3} , natural convection (one-layer board)	$R_{ ext{ heta}JA}$	29	°C/W
Junction to ambient ^{1, 4} , natural convection (four-layer board 2s2p)	R_{\thetaJA}	19	°C/W
Junction to ambient (@200 ft./min., one-layer board)	R_{\thetaJMA}	23	°C/W
Junction to ambient (@200 ft./min., four-layer board 2s2p)	R_{\thetaJMA}	16	°C/W
Junction to board ⁵ (four-layer board 2s2p)	$R_{\theta JB}$	10	°C/W
Junction to case ⁶	$R_{\theta JC}$	7	°C/W
Junction to package top ⁷ , natural convection	Ψ_{JT}	2	°C/W

Table 6. Thermal Characteristics, 324-pin Package¹

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

- ³ Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- ⁴ Per JEDEC JESD51-6 with the board horizontal.
- ⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- ⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- ⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

$$T_{J} = T_{A} + (R_{\theta JA} * P_{D})$$
 Eqn. 1

where:

 T_A = ambient temperature for the package (^oC)

 $R_{\theta IA}$ = junction to ambient thermal resistance (^oC/W)

 P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the TEPBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA} \qquad \qquad Eqn. 2$$

where:

 $R_{\theta IA}$ = junction to ambient thermal resistance (^oC/W)

 $R_{\theta IC}$ = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 3

where:

 T_T = thermocouple temperature on top of the package (^oC)

 Ψ_{JT} = thermal characterization parameter (^oC/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the

Freescale Semiconductor

package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm. of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53-58, March 1998.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

4.3 EMI (Electromagnetic Interference) Characteristics

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to www.freescale.com and perform a keyword search for "radiated emissions." The following tables list the values of the device's radiated emissions operating behaviors.

Symbol	Description	Conditions	f _{OSC} f _{SYS}	Frequency band (MHz)	Level (max.)	Unit	Notes
V _{RE_TEM}	Radiated emissions,			0.15–50	26	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBI_CAL} = 66	50–150	30		
		T _A = 25 °C 416 BGA	MHz)	150–500	34		
		EBI off		500–1000	30		
		CLK on FM off		IEC and SAE level	l ²	—	1, 3
V _{RE_TEM}	Radiated emissions,	$V_{DD} = 1.2 V$	40 MHz crystal	0.15–50	24	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBI CAL} = 66	50–150	25		
		T _A = 25 °C 416 BGA	MHz)	150–500	25		
		EBI off		500–1000	21		
		CLK off FM on ⁴		IEC and SAE level	K ⁵		1,3

Table 7. EMC Radiated Emissions Operating Behaviors: 416 BGA

¹ Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

² I = 36 dB μ V

³ Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

⁴ "FM on" = FM depth of $\pm 2\%$

⁵ K = 30 dB μ V

Symbol	Description	Conditions	f _{osc} f _{sys}	Frequency band (MHz)	Level (max.)	Unit	Notes
V _{RE_TEM}	Radiated emissions,	V _{DD} = 1.2 V	40 MHz crystal	0.15–50	40	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBL CAL} = 66	50–150	48		
		$T_A = 25 °C$ (TeBI_CAL = 60 MHz) 516 BGA		150–500	48	_	
		516 BGA EBI on		500–1000	47		
	CLK on FM off			IEC and SAE level	G ²	—	1, 3
V _{RE_TEM}	Radiated emissions,	V _{DD} = 1.2 V	40 MHz crystal	0.15–50	40	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBI_CAL} = 66	50–150	44		
	5	T _A = 25 °C	MHz)	150–500	41		
		516 BGA EBI on		500–1000	36		
		CLK on FM on ⁴		IEC and SAE level	G ²	_	1, 3

Table 8. EMC Radiated Emissions Operating Behaviors: 516 BGA

¹ Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

² G = 48 dB μ V

³ Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

⁴ "FM on" = FM depth of $\pm 2\%$

4.4 ESD Characteristics

Table 9. ESD Ratings^{1,2}

Spec	Characteristic	Symbol	Value	Unit
1	ESD for Human Body Model (HBM)	V _{HBM}	2000	V
2	ESD for Charged Device Model (CDM)	V _{CDM}	750 (corners) 500 (other)	V

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

4.5 PMC/POR/LVI Electrical Specifications

Note: For ADC internal resource measurements, see Table 20 in Section 4.9.1, "ADC Internal Resource Measurements."

MPC5674F Microcontroller Data Sheet, Rev. 9

Freescale Semiconductor

Name	Parameter	Condition	Min	Тур	Max	Unit	Note
V _{DDREG}	Supply voltage VDDREG 5V nominal	LDO5V / SMPS5V mode	4.5	5	5.5	V	1
V _{DDREG}	Supply voltage VDDREG 3V nominal	LDO3V mode	3.0	3.3	3.6	V	1
V _{DD33}	Supply voltage VDDSYN / V _{DD33} 3.3V nominal	LDO3V mode	3.0	3.3	3.6	V	2
V _{DD}	Core supply voltage	—	1.14	1.2	1.32	V	3

Table 10. PMC Operating conditions

 Voltage should be higher than maximum V_{LVDREG} to avoid LVD event
 Applies to both V_{DD33} (flash supply) and VDDSYN (PLL supply) pads. Voltage should be higher than maximum V_{LVD33} to avoid LVD event

 3 $\,$ Voltage should be higher than maximum V_LVD12 to avoid LVD event

NOTE

In the following table, "untrimmed" means "at reset" and "trimmed" means "after reset".

Table 11. PMC Electrical Specifications

ID	Name	Parameter	Min	Тур	Max	Unit
1	V _{BG}	Nominal bandgap reference voltage	0.608	0.620	0.632	V
1a	—	Untrimmed bandgap reference voltage	V _{BG} – 5%	V _{BG}	V _{BG} + 5%	V
2	V _{DD12OUT}	Nominal VRC regulated 1.2V output VDD	_	1.27	_	V
2a	_	Untrimmed VRC 1.2V output variation before band gap trim (unloaded) Note: Voltage should be higher than maximum V _{LVD12} to avoid LVD event	V _{DD12OUT} – 14%	V _{DD12OUT}	V _{DD12OUT} + 10%	V
2b	-	 Trimmed VRC 1.2V output variation after band gap trim (REGCTL load max. 20mA, VDD load max. 1A)¹ 		V _{DD12OUT}	V _{DD12OUT} + 5%	V
2c	V _{STEPV12}	Trimming step V _{DD12OUT}	—	10	—	mV
3	V _{PORC}	POR rising VDD 1.2V	—	0.7	—	V
3a	—	POR VDD 1.2V variation	V _{PORC} – 30%	V _{PORC}	V _{PORC} + 30%	
3b	—	POR 1.2V hysteresis	_	75	—	mV
4	V _{LVD12}			1.100	_	V
4a	-	Untrimmed LVD 1.2V variation before band gap trim Note: Rising VDD	V _{LVD12} – 6%	V _{LVD12}	V _{LVD12} + 6%	V
4b	-	Trimmed LVD 1.2V variation after band gap trim Rising VDD	V _{LVD12} – 3%	V _{LVD12}	V _{LVD12} + 3%	V

ID	Name	Parameter	Min	Тур	Max	Unit
4c	—	LVD 1.2V Hysteresis	15	20	25	mV
4d	V _{LVDSTEP12}	Trimming step LVD 1.2V	_	10	—	mV
5	IREGCTL	VRC DC current output on REGCTL	_	—	20	mA
6	—	Voltage regulator 1.2V current consumption VDDREG		3		mA
7	V _{DD33OUT}	Nominal V _{REG} 3.3V output		3.3	—	V
7a	_	 Untrimmed V_{REG} 3.3V output variation before band gap trim (unloaded) Note: Rising VDDSYN 		V _{DD33OUT}	V _{DD33OUT} + 10%	V
7b	—	Trimmed V _{REG} 3.3V output variation after band gap trim (max. load 80mA)	V _{DD33OUT} – 5%	V _{DD33OUT}	V _{DD33OUT} + 10%	V
7c	V _{STEPV33}	Trimming step VDDSYN	_	30	—	mV
8	V _{LVD33}	Nominal rising LVD 3.3V Note: ~V _{DD330UT} × 0.872		2.950		V
8a	_	Untrimmed LVD 3.3V variation before band gap trim Note: Rising VDDSYN	V _{LVD33} – 5%	V _{LVD33}	V _{LVD33} + 5%	V
8b	_	Trimmed LVD 3.3V variation after bad gap trim Note: Rising VDDSYN	V _{LVD33} – 3%	V _{LVD33}	V _{LVD33} + 3%	V
8c	_	LVD 3.3V Hysteresis	_	30	_	mV
8d	V _{LVDSTEP33}	Trimming step LVD 3.3V	—	30	—	mV
9	I _{DD33}	$V_{REG} = 4.5$ V, max DC output current $V_{REG} = 4.25$ V, max DC output current, crank condition Note: Max current supplied by VDDSYN that does not cause it to drop below V _{LVD33}	_		80 40	mA mA
10	_	Voltage regulator 3.3V current consumption VDDREG Note: Except I _{DD33}		2		mA
11	V _{PORREG}	POR rising on VDDREG		2.00	—	V
11a	—	POR VDDREG variation	V _{PORREG} – 30%	V _{PORREG}	V _{PORREG} + 30%	V
11b	—	POR VDDREG hysteresis	_	250	_	mV
12	V _{LVDREG}	Nominal rising LVD VDDREG (LDO3V / LDO5V mode)		2.950	_	V
12a	—	Untrimmed LVD VDDREG variation before band gap trim Note: Rising VDDREG	V _{LVDREG} – 5%	V _{LVDREG}	V _{LVDREG} + 5%	V
12b	_	Trimmed LVD VDDREG variation after band gap trim Note: Rising VDDREG	V _{LVDREG} – 3%	V _{LVDREG}	V _{LVDREG} + 3%	V

Table 11. PMC Electrical Specifications (continued)

ID	Name	Parameter	Min	Тур	Max	Unit
12c		LVD VDDREG Hysteresis (LDO3V / LDO5V mode)		30	_	mV
12d	V _{LVDSTEPREG}	Trimming step LVD VDDREG (LDO3V / LDO5V mode)	_	30		mV
13	V _{LVDREG}	Nominal rising LVD VDDREG (SMPS5V mode)		4.360		V
13a		Untrimmed LVD VDDREG variation before band gap trim Note: Rising VDDREG	V _{LVDREG} – 5%	V _{LVDREG}	V _{LVDREG} + 5%	V
13b		Trimmed LVD VDDREG variation after band gap trim Note: Rising VDDREG	V _{LVDREG} – 3%	V _{LVDREG}	V _{LVDREG} + 3%	V
13c	—	LVD VDDREG Hysteresis (SMPS5V mode)	_	50		mV
13d	V _{LVDSTEPREG}	Trimming step LVD VDDREG (SMPS5V mode)		50		mV
14	V _{LVDA}	Nominal rising LVD VDDA	_	4.60		V
14a	—	Untrimmed LVD VDDA variation before band gap trim	V _{LVDA} – 5%	V _{LVDA}	V _{LVDA} + 5%	V
14b	_	Trimmed LVD VDDA variation after band gap trim	V _{LVDA} – 3%	V _{LVDA}	V _{LVDA} + 3%	V
14c		LVD VDDA Hysteresis	_	150	—	mV
14d	V _{LVDASTEP}	Trimming step LVD VDDA	_	20		mV
15		SMPS regulator output resistance Note: Pulup to VDDREG when high, pulldown to VSSREG when low.		15	25	Ohm
16	—	SMPS regulator clock frequency (after reset)	1.0	1.5	2.4	MHz
17	—	SMPS regulator overshoot at start-up ²	—	1.32	1.4	V
18	—	SMPS maximum output current	_	1.0	_	Α
19		Voltage variation on current step ² (20% to 80% of maximum current with 4 usec constant time)	_		0.1	V

Table 11. PMC Electrical Specifications (continued)

¹ VRC linear regulator is capable of sourcing a current up to 20 mA and sinking a current up to 500 μA. When using the recommended ballast transistor the maximum output current provided by the voltage regulator VRC/ballast to the VDD core voltage is up to 1A.

² Parameter cannot be tested; this value is based on simulation and characterization.

4.6 Power Up/Down Sequencing

There is no power sequencing required among power sources during power up and power down in order to operate within specification as long as the following two rules are met:

- When VDDREG is tied to a nominal 3.3V supply, VDD33 and VDDSYN must be both shorted to VDDREG.
- When VDDREG is tied to a 5V supply, VDD33 and VDDSYN must be tied together and shall be powered by the internal 3.3V regulator.

The recommended power supply behavior is as follows: Use 25 V/millisecond or slower rise time for all supplies. Power up each V_{DDE}/V_{DDEH} first and then power up V_{DD} . For power down, drop V_{DD} to 0 V first, and then drop all V_{DDE}/V_{DDEH} supplies. There is no limit on the fall time for the power supplies.

Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive current spikes, etc., the state of the I/O pins during power up/down varies according to Table 12 and Table 13.

VDD	VDD33	VDDE	MH Pad	MH+LVDS Pads ¹	AE/up-down Pads
High	High	High	Normal operation	Normal operation	Normal operation
_	Low	High	Pin is tri-stated (output buffer, input buffer, and weak pulls disabled)	Outputs disabled	Pull-ups enabled, pull-downs disabled
Low	High	Low	Output low, pin unpowered	Outputs disabled	Output low, pin unpowered
Low	High	High	Pin is tri-stated (output buffer, input buffer, and weak pulls disabled)	Outputs disabled	Pull-ups enabled, pull-downs disabled

Table 12. Power Sequence Pin States for MH and AE pads

¹ MH+LVDS pads are output-only.

VDD	VDD33	VDDE	F and FS pads
low	low	high	Outputs Disabled
low	high	—	Outputs Disabled
high	low	low	Outputs Disabled
high	low	high	Outputs Disabled
high	high	low	Normal operation - except no drive current and input buffer output is unknown. ¹
high	high	high	Normal Operation

 Table 13. Power Sequence Pin States for F and FS pads

¹ The pad pre-drive circuitry will function normally but since VDDE is unpowered the outputs will not drive high even though the output pmos can be enabled.

4.6.1 Power-Up

If V_{DDE}/V_{DDEH} is powered up first, then a threshold detector tristates all drivers connected to V_{DDE}/V_{DDEH} . There is no limit to how long after V_{DDE}/V_{DDEH} powers up before V_{DD} must power up. If there are multiple V_{DDE}/V_{DDEH} supplies, they can be powered up in any order. For each V_{DDE}/V_{DDEH} supply not powered up, the drivers in that V_{DDE}/V_{DDEH} segment exhibit the characteristics described in the next paragraph.

If V_{DD} is powered up first, then all pads are loaded through the drain diodes to V_{DDE}/V_{DDEH} . This presents a heavy load that pulls the pad down to a diode above V_{SS} . Current injected by external devices connected to the pads must meet the current injection specification. There is no limit to how long after V_{DD} powers up before V_{DDE}/V_{DDEH} must power up.

The rise times on the power supplies are to be no faster than 25 V/millisecond.

4.6.2 Power-Down

If V_{DD} is powered down first, then all drivers are tristated. There is no limit to how long after V_{DD} powers down before V_{DDE}/V_{DDEH} must power down.

If V_{DDE}/V_{DDEH} is powered down first, then all pads are loaded through the drain diodes to V_{DDE}/V_{DDEH} . This presents a heavy load that pulls the pad down to a diode above V_{SS} . Current injected by external devices connected to the pads must meet the current injection specification. There is no limit to how long after V_{DDE}/V_{DDEH} powers down before V_{DD} must power down.

There are no limits on the fall times for the power supplies.

4.6.3 Power Sequencing and POR Dependent on V_{DDA}

During power up or down, V_{DDA} can lag other supplies (of magnitude greater than $V_{DDEH}/2$) within 1 V to prevent any forward-biasing of device diodes that causes leakage current and/or POR. If the voltage difference between V_{DDA} and V_{DDEH} is more than 1 V, the following will result:

- Triggers POR (ADC monitors on V_{DDEH1} segment which powers the RESET pin) if the leakage current path created, when V_{DDA} is sufficiently low, causes sufficient voltage drop on V_{DDEH1} node monitored crosses low-voltage detect level.
- If V_{DDA} is between 0–2 V, powering all the other segments (especially V_{DDEH1}) will not be sufficient to get the part out of reset.
- Each V_{DDEH} will have a leakage current to V_{DDA} of a magnitude of (($V_{DDEH} V_{DDA} 1 \text{ V(diode drop)/200 KOhms}$) up to ($V_{DDEH}/2 = V_{DDA} + 1 \text{ V}$).
- Each V_{DD} has the same behavior; however, the leakage will be small even though there is no current limiting resistor since $V_{DD} = 1.32$ V max.

4.7 DC Electrical Specifications

Table 14. DC Electrical Specifications

Spec	Characteristic	Symbol	Min	Max	Unit	
1	Core Supply Voltage (External Regulation)	V _{DD}	1.14	1.32 ^{1,2}	V	
1a	Core Supply Voltage (Internal Regulation) ³	V _{DD}	1.08	1.32	V	
2	I/O Supply Voltage (fast I/O pads)	V _{DDE}	3.0	3.6 ^{1,4}	V	
3	I/O Supply Voltage (medium I/O pads)	V _{DDEH}	3.0	5.25 ^{1,5}	V	
4	3.3 V I/O Buffer Voltage	V _{DD33}	3.0	3.6 ^{1,4}	V	
5	Analog Supply Voltage	V _{DDA}	4.75	5.25 ^{1,5}	V	
6a	SRAM Standby Voltage Keep-out Range: 1.2V–2V	V _{STBY_LOW}	0.95 ⁶	1.2	V	
6b	SRAM Standby Voltage Keep-out Range: 1.2V–2V	V _{STBY_HIGH}	2	6	V	
7	Voltage Regulator Control Input Voltage ⁷	V _{DDREG}	2.7 ⁸	5.5 ^{1,5}	V	

Spec	Characteristic	Symbol	Min	Мах	Unit
8	Clock Synthesizer Operating Voltage ⁹	V _{DDSYN}	3.0	3.6 ^{1,4}	V
9	Fast I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V _{IH_F}	0.65 × V _{DDE} 0.55 × V _{DDE}	V _{DDE} + 0.3	V
10	Fast I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V _{IL_F}	V _{SS} – 0.3	0.35 × V _{DDE} 0.40 × V _{DDE}	V
11	Medium I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V _{IH_S}	0.65 × V _{DDEH} 0.55 × V _{DDEH}	V _{DDEH} + 0.3	V
12	Medium I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V _{IL_S}	V _{SS} – 0.3	0.35 × V _{DDEH} 0.40 × V _{DDEH}	V
13	Fast I/O Input Hysteresis	V _{HYS_F}	0.1 × V _{DDE}		V
14	Medium I/O Input Hysteresis	V _{HYS_S}	0.1 × V _{DDEH}		V
15	Analog Input Voltage	V _{INDC}	V _{SSA} – 0.1	V _{DDA} + 0.1	V
16	Fast I/O Output High Voltage ¹⁰	V _{OH_F}	0.8 × V _{DDE}		V
17	Medium I/O Output High Voltage ¹¹	V _{OH_S}	0.8 × V _{DDEH}		V
18	Fast I/O Output Low Voltage ¹⁰	V _{OL_F}	—	0.2 × V _{DDE}	V
19	Medium I/O Output Low Voltage ¹¹	V _{OL_S}	_	0.2 × V _{DDEH}	V
20	Load Capacitance $(Fast I/O)^{12}$ DSC(PCR[8:9]) = 0b00 DSC(PCR[8:9]) = 0b01 DSC(PCR[8:9]) = 0b10 DSC(PCR[8:9]) = 0b10	CL	 	10 20 30 50	pF pF pF pF
21	Input Capacitance (Digital Pins)	C _{IN}	—	7	pF
22	Input Capacitance (Analog Pins)	C _{IN_A}	—	10	pF
24	Operating Current 1.2 V Supplies @ f_{sys} = 264 MHz V _{DD} @1.32 V V _{STBY} ¹³ @1.2 V and 85°C V _{STBY} @6.0 V and 85°C	I _{DD} I _{DDSTBY} I _{DDSTBY6}		850 0.10 0.15	mA mA mA
25	Operating Current 3.3 V Supplies @ f _{sys} = 264 MHz V _{DD33} ¹⁴ V _{DDSYN}	I _{DD33} I _{DDSYN}	=	note ¹⁴ 7 ¹⁵	mA mA
26	Operating Current 5.0 V Supplies @ f _{sys} = 264 MHz V _{DDA} Analog Reference Supply Current (Transient) V _{DDREG}	I _{DDA} I _{REF} I _{REG}	 	50 ¹⁶ 1.0 22	mA mA mA

MPC5674F Microcontroller Data Sheet, Rev. 9

Freescale Semiconductor

Spec	Characteristic	Symbol	Min	Max	Unit
27	Operating Current V _{DDE} /V _{DDEH} ¹⁷ Supplies				
	V _{DDE2}	I _{DD2}	—		mA
	V _{DDEH1}	I _{DD1}	—		mA
	V _{DDEH3}	I _{DD3}	—	17	mA
	V _{DDEH4}	I _{DD4}	—	note ¹⁷	mA
	VDDEH5	DD5	—		mA
	VDDEH6	DD6	—		mA
	V _{DDEH7}	I _{DD7}			mA
28	Fast I/O Weak Pull Up/Down Current ¹⁸				
	3.0 V–3.6 V	I _{ACT_F}	42	158	μA
29	Medium I/O Weak Pull Up/Down Current ¹⁹	I _{ACT_S}			
	3.0 V–3.6 V		15	95	μA
	4.5 V–5.5 V		35	200	μΑ
30	I/O Input Leakage Current ²⁰	I _{INACT_D}	-2.5	2.5	μΑ
31	DC Injection Current (per pin)	I _{IC}	-1.0	1.0	mA
32	Analog Input Current, Channel Off ²¹ , AN[0:7], AN38, AN39	I _{INACT_A}	-250	250	nA
	Analog Input Current, Channel Off, all other analog inputs AN[x]		-150	150	nA
33	V _{SS} Differential Voltage	$V_{SS} - V_{SSA}$	-100	100	mV
34	Analog Reference Low Voltage	V _{RL}	V _{SSA}	V _{SSA} + 100	mV
35	V _{RL} Differential Voltage	$V_{RL} - V_{SSA}$	-100	100	mV
36	Analog Reference High Voltage	V _{RH}	V _{DDA} – 100	V _{DDA}	mV
37	V _{REF} Differential Voltage	$V_{RH} - V_{RL}$	4.75	5.25	V
38	V_{SSSYN} to V_{SS} Differential Voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-100	100	mV
39	Operating Temperature Range—Ambient (Packaged)	T _A (T _L to T _H)	-40.0	125.0	°C
40	Slew rate on power supply pins	—	—	25	V/ms
41	Weak Pull-Up/Down Resistance ²² , 200 K Option	R _{PUPD200K}	130	280	kΩ
42	Weak Pull-Up/Down Resistance ²² , 100 K Option	R _{PUPD100K}	65	140	kΩ
43	Weak Pull-Up/Down Resistance ²² , 5 K Option	R _{PUPD5K}	1.4	7.5	kΩ
44	Pull-Up/Down Resistance Matching Ratios ²³ (100K/200K)	R _{PUPDMTCH}	-2.5	+2.5	%

Table 14. DC Electrical Specifications (continued)

¹ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

 $^2~$ 2.0 V for 10 hours cumulative time, 1.2 V +10% for time remaining.

³ Assumed with DC load.

 4 5.3 V for 10 hours cumulative time, 3.3 V +10% for time remaining.

 5 6.4 V for 10 hours cumulative time, 5.0 V +10% for time remaining.

⁶ V_{STBY} below 0.95 V the RAM will not retain states, but will be operational. V_{STBY} can be 0 V when bypass standby mode.

⁷ Regulator is functional with derated performance, with supply voltage down to 4.0 V for system with V_{DDREG} = 4.5 V (min).

⁸ 2.7 V minimum operating voltage allowed during vehicle crank for system with V_{DDREG} = 3.0 V (min). Normal operating voltage should be either V_{DDREG} = 3.0 V (min) or 4.5 V (min) depending on the user regulation voltage system selected.

⁹ Required to be supplied when 3.3 V regulator is disabled. See Section 4.5, "PMC/POR/LVI Electrical Specifications."

- ¹⁰ I_{OH_F} = {16,32,47,77} mA and I_{OL_F} = {24,48,71,115} mA for {00,01,10,11} drive mode with V_{DDE} = 3.0 V. This spec is for characterization only.
- 11 I_{OH S} = {11.6} mA and IOL_S = {17.7} mA for {medium} I/O with V_{DDE} = 4.5 V;
- $I_{OH_S} = \{5.4\}$ mA and IOL_S = $\{8.1\}$ mA for {medium} I/O with $V_{DDE} = 3.0$ V. These specs are for characterization only. ¹² Applies to D_CLKOUT, external bus pins, and Nexus pins.
- ¹³ V_{STBY} current specified at 1.0 V at a junction temperature of 85 °C. V_{STBY} current is 700 μA maximum at a junction temperature of 150 °C.
- ¹⁴ Power requirements for the V_{DD33} supply depend on the frequency of operation and load of all I/O pins, and the voltages on the I/O segments.
- ¹⁵ This value is a target that is subject to change.
- ¹⁶ This value allows a 5 V reference to supply ADC + REF.
- ¹⁷ Power requirements for each I/O segment depend on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. See Section 4.7.1, "I/O Pad Current Specifications," for information on I/O pad power. Also refer to Table 15 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- 18 Absolute value of current, measured at V_{IL} and $V_{IH}.$
- 19 Absolute value of current, measured at V_{IL} and V_{IH}
- 20 Weak pull up/down inactive. Measured at V_{DDE} = 3.6 V and V_{DDEH} = 5.25 V. Applies to pad types F and MH.
- ²¹ Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to pad types AE and AE/up-down. See Appendix A, Signal Properties and Muxing.
- ²² This programmable option applies only to eQADC differential input channels and is used for biasing and sensor diagnostics
- ²³ Pull-up and pull-down resistances are both enabled and settings are equal.

4.7.1 I/O Pad Current Specifications

The power consumption of an I/O segment is dependent on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from Table 15 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 15.

The AC timing of these pads are described in the Section 4.11.2, "Pad AC Specifications."

Spec	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	Voltage (V)	Drive/Slew Rate Select	Current (mA)
1	Medium	I _{DRV_MH}	50	50	5.25	11	16.0
2			20	50	5.25	01	6.3
3			3.0	50	5.25	00	1.1
4			2.0	200	5.25	00	2.4
5	Fast	I _{DRV_FC}	66	10	3.6	00	7.4
6			66	20	3.6	01	10.5
7			66	30	3.6	10	12.3
8			66	50	3.6	11	35.2

Table 15. V_{DDE}/V_{DDEH} I/O Pad Average DC Current¹

Spec	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	Voltage (V)	Drive/Slew Rate Select	Current (mA)
9	Fast w/ Slew	I _{DRV_FSR}	66	50	3.6	11	12.7
10	Control		50	50	3.6	10	6.7
11			33.33	50	3.6	01	4.2
12			20	50	3.6	00	2.6
13			20	200	3.6	00	9.1

Table 15. V_{DDE}/V_{DDEH} I/O Pad Average DC Current¹ (continued)

¹ These are average IDDE numbers for worst case PVT from simulation. Currents apply to output pins only.

² All loads are lumped.

4.7.2 LVDS Pad Specifications

LVDS pads are implemented to support the MSC (Microsecond Channel) protocol, which is an enhanced feature of the DSPI module.

#	Characteristic	Symbol	Condition	Min. Value	Typ. Value	Max. Value	Unit			
	Data Rate									
1	Data Frequency	f _{LVDSCLK}	f _{LVDSCLK} —		50	—	MHz			
Driver Specs										
2	Differential output voltage	V _{OD}	SRC=0b00 or 0b11	150	—	400	mV			
			SRC=0b01	90	—	320				
			SRC=0b10	160	—	480				
3	Common mode voltage (LVDS), VOS	V _{OS}		1.06	1.2	1.39	V			
4	Rise/Fall time	T _R /T _F	—	—	2	—	ns			
5	Propagation delay (Low to High)	T _{PLH}	—	—	4	—	ns			
6	Propagation delay (High to Low)	T _{PHL}	—	—	4	—	ns			
7	Delay (H/L), sync Mode	t _{PDSYNC}	—	—	4	—	ns			
8	Delay, Z to Normal (High/Low)	T _{DZ}	—	—	500	_	ns			
9	Diff Skew Itphla-tplhbl or Itplhb-tphlal	T _{SKEW}	_	—	_	0.5	ns			
Termination										
10	Trans. Line (differential Zo)	—	—	95	100	105	ohms			
11	Temperature	-	—	-40	—	150	°C			

Table 16. DSPI LVDS pad specification

4.8 Oscillator and FMPLL Electrical Characteristics

Table 17. FMPLL Electrical Specifications¹

(V_{DDSYN} = 3.0 V to 3.6 V, V_{SS} = V_{SSSYN} = 0 V, T_A = T_L to T_H)

Spec	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range ² (Normal Mode) Crystal Reference (PLLCFG2 = 0b0) Crystal Reference (PLLCFG2 = 0b1) External Reference (PLLCFG2 = 0b0) External Reference (PLLCFG2 = 0b1)	fref_crystal fref_crystal fref_ext fref_ext fref_ext	8 16 8 16	20 40 ³ 20 40	MHz
2	Loss of Reference Frequency ⁴	f _{LOR}	100	1000	kHz
3	Self Clocked Mode Frequency ⁵	f _{SCM}	4	16	MHz
4	PLL Lock Time ⁶	t _{LPLL}	—	< 400	μS

MPC5674F Microcontroller Data Sheet, Rev. 9

Freescale Semiconductor

Spec	Characteristic	Symbol	Min	Мах	Unit
5	Duty Cycle of Reference ⁷	t _{DC}	40	60	%
6	Frequency un-LOCK Range	f _{UL}	-4.0	4.0	% f _{sys}
7	Frequency LOCK Range	f _{LCK}	-2.0	2.0	% f _{sys}
8	D_CLKOUT Period Jitter ^{8, 9} Measured at f _{SYS} Max Cycle-to-cycle Jitter	C _{Jitter}	-5	5	%f _{clkout}
9	Peak-to-Peak Frequency Modulation Range Limit ^{10,11} (f _{sys} Max must not be exceeded)	C _{mod}	0	4	%f _{sys}
10	FM Depth Tolerance ¹²	C _{mod_err}	-0.25	0.25	%f _{sys}
11	VCO Frequency	f _{VCO}	192	600	MHz
12	Modulation Rate Limits ¹³	f _{mod}	0.400	1	MHz
13	Predivider output frequency range ¹⁴	f _{prediv}	4	10	MHz

Table 17. FMPLL Electrical Specifications¹ (continued)

¹ All values given are initial design targets and subject to change.

² Crystal and External reference frequency limits depend on device relying on PLL to lock prior to release of reset, default PREDIV/EPREDIV, MFD/EMFD default settings, and VCO frequency range. Absolute minimum loop frequency is 4 MHz.

³ Upper tolerance of less than 1% is allowed on 40MHz crystal.

⁴ "Loss of Reference Frequency" is the reference frequency detected internally, which transitions the PLL into self clocked mode.

- ⁵ Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f_{LOR}. This frequency is measured at D_CLKOUT. A default RFD value of (0x05) is used in SCM mode, and the programmed MFD and RFD values have no effect
- ⁶ This specification applies to the period required for the PLL to re-lock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, lock time will be additive with crystal startup time.
- ⁷ For Flexray operation, duty cycle requirements are higher.
- ⁸ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval. D_CLKOUT divider set to divide-by-2.
- ⁹ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{jitter} + C_{mod}.
- ¹⁰ Modulation depth selected must not result in f_{pll} value greater than the f_{pll} maximum specified value.
- ¹¹ Maximum and minimum variation from programmed modulation depth is pending characterization. Depth settings available in control register are: 2%, 3%, and 4% peak-to-peak.
- ¹² Depth tolerance is the programmed modulation depth ±0.25% of F_{sys}. Violating the VCO min/max range may prevent the system from exiting reset.
- ¹³ Modulation rates less than 400 kHz will result in exceedingly long FM calibration durations. Modulation rates greater than 1 MHz will result in reduced calibration accuracy.
- ¹⁴ Violating this range will cause the VCO max/min range to be violated with the default MFD settings out of reset.

Table 18. Oscillator Electrical Specifications¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	Crystal Mode Differential Amplitude ² (Min differential voltage between EXTAL and XTAL)	V _{crystal_diff_amp}	$ V_{extal} - V_{xtal} > 0.4 V$	_	V
2	Crystal Mode: Internal Differential Amplifier Noise Rejection	V _{crystal_diff_amp_nr}		$ V_{extal} - V_{xtal} < 0.2 V$	V
3	EXTAL Input High Voltage Bypass mode, External Reference	V _{IHEXT}	((V _{DD33} /2) + 0.4 V)	—	V
4	EXTAL Input Low Voltage Bypass mode, External Reference	V _{ILEXT}	_	(V _{DD33} /2) – 0.4 V	V
5	XTAL Current ³	I _{XTAL}	1	3	mA
6	Total On-chip stray capacitance on XTAL	C_{S_XTAL}	—	1.5	pF
7	Total On-chip stray capacitance on EXTAL	C_{S_EXTAL}	—	1.5	pF
8	Crystal manufacturer's recommended capacitive load	CL	See crystal spec	See crystal spec	pF
9	Discrete load capacitance to be connected to EXTAL	C_{L_EXTAL}	_	$(2 \times C_L - C_{S_EXTAL} - C_{PCB_EXTAL}^4)$	pF
10	Discrete load capacitance to be connected to XTAL	C_{L_XTAL}	_	$(2 \times C_L - C_{S_XTAL} - C_{PCB_XTAL}^4)$	pF

(V_{DDSYN} = 3.0 V to 3.6 V, V_{SS} = V_{SSSYN} = 0 V, T_A = T_L to T_H)

¹ All values given are initial design targets and subject to change.

² This parameter is meant for those who do not use quartz crystals or resonators, but instead use CAN oscillators in crystal mode. In that case, V_{extal} – V_{xtal} ≥ 400 mV criterion has to be met for oscillator's comparator to produce output clock.

 3 I_{xtal} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

⁴ C_{PCB_EXTAL} and C_{PCB_XTAL} are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

4.9 eQADC Electrical Characteristics

Table 19. eQADC Conversion Specifications (Operating)

Spec	Characteristic	Symbol	Min	Мах	Unit
1	ADC Clock (ADCLK) Frequency	f _{ADCLK}	2	16	MHz
2	Conversion Cycles Single Ended Conversion Cycles 12 bit resolution Single Ended Conversion Cycles 10 bit resolution Single Ended Conversion Cycles 8 bit resolution Note: Differential conversion (min) is one clock	CC	2 + 14 2 + 12	128 + 14 128 + 12	ADCLK cycles
	cycle less than the single-ended conversion values listed here.		2 + 10	128 + 10	
3	Stop Mode Recovery Time ¹	T_{SR}	10		μs
4	Resolution ²		1.25		mV
5	INL: 8 MHz ADC Clock ³	INL8	-4 ⁴	4 ⁴	LSB ⁵
6	INL: 16 MHz ADC Clock ³	INL16	-84	84	LSB
7	DNL: 8 MHz ADC Clock ³	DNL8	-3 ⁴	3 ⁴	LSB
8	DNL: 16 MHz ADC Clock ³	DNL16	-34	34	LSB

Spec	Characteristic	Symbol	Min	Мах	Unit
9	Offset Error without Calibration	OFFNC	04	100 ⁴	LSB
10	Offset Error with Calibration	OFFWC	-44	4 ⁴	LSB
11	Full Scale Gain Error without Calibration	GAINNC	-120 ⁴	04	LSB
12	Full Scale Gain Error with Calibration	GAINWC	-4 ^{4,6}	4 ^{4,6}	LSB
13	Non-Disruptive Input Injection Current 7, 8, 9, 10	I _{INJ}	-3	3	mA
14	Incremental Error due to injection current ^{11, 12}	E _{INJ}	-4 ⁴	4 ⁴	Counts
15	TUE value at 8 MHz ^{13, 14} (with calibration)	TUE8	-4 ^{4,6}	4 ^{4,6}	Counts
16	TUE value at 16 MHz ^{13, 14} (with calibration)	TUE16	-8	8	Counts
17	Maximum differential voltage ¹⁵ (DANx+ - DANx-) or (DANx DANx+) PREGAIN set to 1X setting PREGAIN set to 2X setting PREGAIN set to 4X setting	DIFF _{max} DIFF _{max2} DIFF _{max4}	 	(V _{RH} – V _{RL})/2 (V _{RH} – V _{RL})/4 (V _{RH} - V _{RL})/8	V V V
18	Differential input Common mode voltage ¹⁵ (DANx- + DANx+)/2	DIFF _{cmv}	(V _{RH} – V _{RL})/2 – 5%	(V _{RH} – V _{RL})/2 + 5%	V

Table 19. eQADC Conversion Specifications (Operating) (continued)

¹ Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

² At $V_{RH} - V_{RL} = 5.12$ V, one count = 1.25 mV without using pregain.

³ INL and DNL are tested from V_{RL} + 50 LSB to V_{RH} – 50 LSB. The eQADC is guaranteed to be monotonic at 10 bit accuracy (12 bit resolution selected).

⁴ New design target. Actual specification will change following characterization. Margin for manufacturing has not been fully included.

 $^5\,$ At V_{RH} - V_{RL} = 5.12 V, one LSB = 1.25 mV.

- ⁶ The value is valid at 8 MHz, it is ±8 counts at 16 Mhz.
- ⁷ Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V_{RH} and \$000 for values less than V_{RL}. Other channels are not affected by non-disruptive conditions.
- ⁸ Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- ⁹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using $V_{POSCLAMP} = V_{DDA} + 0.5$ V and $V_{NEGCLAMP} = -0.3$ V, then use the larger of the calculated values.
- ¹⁰ Condition applies to two adjacent pins at injection limits.
- ¹¹ Performance expected with production silicon.
- ¹² All channels have same 10 k Ω < Rs < 100 k Ω Channel under test has Rs = 10 k Ω , $I_{INJ}=I_{INJMAX}$, I_{INJMIN} .
- ¹³ The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.

¹⁴ TUE does not apply to differential conversions.

¹⁵ Voltages between VRL and VRH will not cause damage to the pins. However, they may not be converted accurately if the differential voltage is above the maximum differential voltage. In addition, conversion errors may occur if the common mode voltage of the differential signal violates the Differential Input common mode voltage specification.

4.9.1 ADC Internal Resource Measurements

Spec	Characteristic	Symbol	Min	Typical	Max	Unit
PMC N	ormal Mode					
1	Bandgap 0.62 V ADC0 channel 145	V _{ADC145}	_	0.62	—	V
2	Bandgap 1.2 V ADC0 channel 146	V _{ADC146}	—	1.22	_	V
3	Vreg1p2 Feedback ADC0 channel 147	V _{ADC147}	—	V _{DD} / 2.045	_	V
4	LVD 1.2 V ADC0 channel 180	V _{ADC180}	—	V _{DD} / 1.774		V
5	Vreg3p3 Feedback ADC0 channel 181	V _{ADC181}	—	Vreg3p3 / 5.460	_	V
6	LVD 3.3 V ADC0 channel 182	V _{ADC182}	—	Vreg3p3 / 4.758		V
7	LVD 5.0 V ADC0 channel 183 — LDO mode — SMPS mode	V _{ADC183}	_	V _{DDREG} / 4.758 V _{DDREG} /7.032		V

Table 20. Power Management Control (PMC) Specification

Table 21. Standby RAM Regulator Electrical Specifications

Spec	Characteristic	Symbol	Min	Тур	Мах	Unit
Norma	Normal Mode					
1	Standby Regulator Output ADC1 channel 194	V _{ADC194}	_	1.2	_	V
2	Standby Source Bias 150 mV to 360 mV (30mV Increment @ vref_sel) ADC1 channel 195 Default Value 150 mV (@vref_sel = 1 1 1)	V _{ADC195}	150	_	360	mV
3	Standby Brownout Reference ADC1 channel 195	V _{ADC195}	500	_	850	mV

Spec	Characteristic	Symbol	Min	Тур	Max	Unit
1	4.75 LVD (from V _{DDA}) ADC1 channel 196	V _{ADC196}	_	4.75	_	V
2	ADC Bandgap ADC0 channel 45 ADC1 channel 45	V _{ADC45}	1.171	1.220	1.269	V

 Table 22. ADC Band Gap Reference / LVI Electrical Specifications

Table 23. Temperature Sensor Electrical Specifications

Spec	Characteristic	Symbol	Min	Тур	Max	Unit
1	Slope -40 °C to 100 °C ±1.0 °C 100 °C to 150 °C ±1.6 °C ADC0 channel 128 ADC1 channel 128	V _{SADC128} ¹	_	5.8	_	mV/ °C
2	Accuracy –40 °C to 150 °C ADC0 channel 128 ADC1 channel 128	_		±10.0	_	℃

¹ Slope is the measured voltage change per °C.

4.10 C90 Flash Memory Electrical Characteristics

Spec	Characteristic	Symbol	Min	Typ ¹	Initial Max ²	Max ³	Unit
1	Double Word (64 bits) Program Time ⁴	t _{dwprogram}		38	—	500	μS
2	Page Program Time ^{4,5}	t _{pprogram}	_	45	160	500	μS
3	16 KB Block Pre-program and Erase Time	t _{16kpperase}	_	270	1000	5000	ms
4	64 KB Block Pre-program and Erase Time	t _{64kpperase}		800	1800	5000	ms
5	128 KB Block Pre-program and Erase Time	t _{128kpperase}	_	1500	2600	7500	ms
6	256 KB Block Pre-program and Erase Time	t _{256kpperase}		3000	5200	15000	ms

Table 24. Flash Program and Erase Specifications

¹ Typical program and erase times assume nominal supply values and operation at 25 °C.

² Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.

³ The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

⁴ Program times are actual hardware programming times and do not include software overhead.

⁵ Page size is 128 bits (4 words).

Spec	Characteristic	Symbol	Min	Typical ¹	Unit
1	Number of program/erase cycles per block for 16 KB and 64 KB blocks over the operating temperature range (T_J)	P/E	100,000	_	cycles
2	Number of program/erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range (T _J)	P/E	1,000	100,000	cycles
3	Minimum Data Retention at 85 °C ambient temperature ² Blocks with 0–1,000 P/E cycles Blocks with 1,001–10,000 P/E cycles Blocks with 10,001–100,000 P/E cycles	Retention	20 10 5		years

Table 25. Flash EEPROM Module Life

¹ Typical endurance is evaluated at 25 °C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of Typical Endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

² Ambient temperature averaged over duration of application, not to exceed product operating temperature range.

Table 26 shows the Platform Flash Configuration Register 1 (PFCPR1) settings versus frequency of operation. Refer to the device reference manual for definitions of these bit fields.

Spec	Clock	Clock (MHz) APC = WWSC DF	DPFEN ³	IPFEN ³	PFLIM ⁴	BFEN ⁵			
opec	Mode	Core f _{sys}	Platform f _{platf}	RWSC		DFIEN			
1	Enhanced	264 MHz ⁶	132 MHz ⁶	0b011	0b01	0b0 0b1	0b0 0b1	0b00 0b01 0b1x	0b0 0b1
2	Enhanced/ Full	200 MHz	100 MHz	0b010	0b01	0b0 0b1	0b0 0b1	0b00 0b01 0b1x	0b0 0b1
3	Legacy	132 MHz	132 MHz	0b100	0b01	0b0 0b1	0b0 0b1	0b00 0b01 0b1x	0b0 0b1
		Default setting	g after reset:	0b111	0b11	0b00	0b00	0b00	0b0

Table 26. PFCPR1 Settings vs. Frequency of Operation¹

¹ Illegal combinations exist. Use entries from the same row in this table.

² This is the nominal maximum frequency of operation: platform runs at $f_{sys}/2$ in Enhanced Mode .

³ For maximum flash performance, set to 0b1.

⁴ For maximum flash performance, set to 0b10.

⁵ For maximum flash performance, set to 0b1.

⁶ This is the nominal maximum frequency of operation in Enchanced Mode. Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 MHz system core clock(f_{sys}) + 2% FM and 132 Mhz platform clock (f_{platf})+ 2% FM.

4.11 AC Specifications

4.11.1 Clocking

The Figure 16 shows the operating frequency domains of various blocks on MPC5674F.




Figure 16. MPC5674F Block Operating Frequency Domain Diagram

Table 27 shows the operating frequencies of various blocks depending on the device's clocking mode configuration settings (see Table 28 and Table 29 for descriptions of bit settings).

Mode	SIU_ECCR [EBDF[0:1]] ³	f _{sys} (core)	f platf (platform and all blocks except eTPU)	f_{etpu} (eTPU, eTPU RAM, and NDEDI)	f _{ebi_cal} 4,5	Unit
Enhanced	01 11	264 264	132 132	132 132	66 33	MHz
Full	01 11	200 200	100 100	200 200	50 25	MHz
Legacy	01 11	132 132	132 132	132 132	66 33	MHz

Table 27. MPC5674F Operating Frequencies^{1, 2}

The values in the table are specified at:

V_{DD} = 1.02 V to 1.32 V

 $V_{DDE} = 3.0 \text{ V to } 3.6 \text{ V}$

 $V_{DDEH} = 4.5 V \text{ to } 5.5 V$

 V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V

 $T_A = T_L$ to T_H .

- 2 Up to the maximum frequency rating of the device (refer to Table 1). The f_{sys} speed is the nominal maximum frequency. 270 Mhz parts allow for 264 Mhz system clock + 2% FM.
- ³ See the *MPC5674F Reference Manual* for full description as not all bit combinations are valid.
- ⁴ EBI/Calibration bus is not available in all packages.
- ⁵ The EBI/Calibration Bus operating frequency, f_{ebi_cal} , depends on clock divider settings of block's max allowed frequency of operation. Normally $f_{ebi_cal} = f_{platf} / 2$, but can be limited to < $f_{platf} / 2$ in Full Mode.

SIU_SYSDIV [IPCLKDIV[0:1]]	Mode	Description
00	Enhanced	CPU frequency is doubled (Max 264Mhz). Platform, peripheral, and eTPU clocks are 1/2 of CPU frequency
01	Full	CPU and eTPU frequency is doubled (Max 200Mhz). Platform and peripheral clocks are 1/2 of CPU frequency.
10	_	Reserved
11	Legacy	CPU, eTPU, platform, and peripheral's clocks all run at same speed (Max 132Mhz).

Table 28. IPCLKDIV Settings

Table 29. SYSCLKDIV Settings

SIU_SYSDIV [SYSCLKDIV[0:1]]	Description
00	Divide by 2.
01	Divide by 4.
10	Divide by 8.
11	Divide by 16.

4.11.2 Pad AC Specifications

Spec	Pad	SRC/DSC	Out Delay ^{2,4} $L \rightarrow H/H \rightarrow L$ (ns)	Rise/Fall ^{3,4} (ns)	Load Drive (pF)
1	Medium ⁵	00	152/165	70/74	50
2			205/220	96/96	200
3		01	28/34	12/15	50
4			52/59	28/31	200
5		11	12/12	5.3/5.9	50
6			32/32	22/22	200
7	Fast ⁵	00			10
8		01	2.5	1.2	20
9		10	2.5	1.2	30
10		11			50
11	Fast with Slew Rate	00	40/40	16/16	50
12			50/50	21/21	200
13		01	13/13	5/5	50
14			19/19	8/8	200
15		10	8/8	2.4/2.4	50
16			12/12	5/5	200
17		11	5/5	1.1/1/1	50
18			8/8	2.6	2.6
19	Pull Up/Down (3.6 V max)	_	—	7500	50
20	Pull Up/Down (5.25 V max)	—	6000	5000/5000	50

Table 30. Pad AC Specifications $(V_{DDEH} = 5.0 \text{ V}, V_{DDE} = 3.3 \text{ V})^1$

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at V_{DD} = 1.02 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DDEH} = 4.75 V to 5.25 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H .

 2 This parameter is supplied for reference and is not guaranteed by design and not tested.

³ This parameter is guaranteed by characterization before qualification rather than 100% tested.

⁴ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁵ Out delay is shown in Figure 17. Add a maximum of one system clock to the output delay for delay with respect to system clock.

Spec	Pad	SRC/DSC	Out Delay ^{2,3} L \rightarrow H/H \rightarrow L (ns)	Rise/Fall ^{4,3} (ns)	Load Drive (pF)
1	Medium ⁵	00	200/210	86/86	50
2			270/285	120/120	200
3		01	37/45	15.5/19	50
4			69/82	38/43	200
5		11	18/17	7.6/8.5	50
6			46/49	30/34	200

Table 31. Derated Pad AC Specifications	$(V_{DDEH} = 3.3 V)^{1}$
---	--------------------------

These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at

 V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DDEH} = 3.0 V to 3.6 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H .

² This parameter is supplied for reference and is not guaranteed by design and not tested.

³ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁴ This parameter is guaranteed by characterization before qualification rather than 100% tested.

⁵ Out delay is shown in Figure 17. Add a maximum of one system clock to the output delay for delay with respect to system clock.




Figure 17. Pad Output Delay


4.12 AC Timing

4.12.1 Generic Timing Diagrams

The generic timing diagrams in Figure 18 and Figure 19 apply to all I/O pins with pad types F and MH. See Appendix A, Signal Properties and Muxing, for the pad type for each pin.

MPC5674F Microcontroller Data Sheet, Rev. 9

1



4.12.2 Reset and Configuration Pin Timing

Table 32. Reset and Configuration Pin Timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	RESET Pulse Width	t _{RPW}	10	_	t _{cyc} ²
2	RESET Glitch Detect Pulse Width	t _{GPW}	2	_	t _{cyc} ²
3	PLLCFG, BOOTCFG, WKPCFG Setup Time to RSTOUT Valid	t _{RCSU}	10	_	t _{cyc} ²
4	PLLCFG, BOOTCFG, WKPCFG Hold Time to RSTOUT Valid	t _{RCH}	0	_	t _{cyc} ²

¹ Reset timing specified at: V_{DDEH} = 3.0 V to 5.25 V, V_{DD} = 1.08 V to 1.32 V, T_A = T_L to T_H .

 $^2~$ See Notes on t_{cyc} on Figure 16 and Table 27 in Section 4.11.1, "Clocking."




Figure 20. Reset and Configuration Pin Timing

4.12.3 IEEE 1149.1 Interface Timing

Table 33. JTAG Pin AC Electrical Characteristics¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	TCK Cycle Time	t _{JCYC}	100	—	ns
2	TCK Clock Pulse Width (Measured at V _{DDE} / 2)	t _{JDC}	40	60	ns
3	TCK Rise and Fall Times (40%–70%)	t _{TCKRISE}	_	3	ns
4	TMS, TDI Data Setup Time	t _{TMSS} , t _{TDIS}	5	—	ns
5	TMS, TDI Data Hold Time	t _{TMSH} , t _{TDIH}	25	—	ns
6	TCK Low to TDO Data Valid	t _{TDOV}	—	10	ns
7	TCK Low to TDO Data Invalid	t _{TDOI}	0	—	ns
8	TCK Low to TDO High Impedance	t _{TDOHZ}	—	20	ns
9	JCOMP Assertion Time	t _{JCMPPW}	100	—	ns
10	JCOMP Setup Time to TCK Low	t _{JCMPS}	40	—	ns
11	TCK Falling Edge to Output Valid	t _{BSDV}	—	50	ns
12	TCK Falling Edge to Output Valid out of High Impedance	t _{BSDVZ}	—	50	ns
13	TCK Falling Edge to Output High Impedance	t _{BSDHZ}	—	50	ns
14	Boundary Scan Input Valid to TCK Rising Edge	t _{BSDST}	50	—	ns
15	TCK Rising Edge to Boundary Scan Input Invalid	t _{BSDHT}	50	—	ns

MPC5674F Microcontroller Data Sheet, Rev. 9

Freescale Semiconductor

¹ JTAG timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 30 pF with DSC = 0b10, SRC = 0b00. These specifications apply to JTAG boundary scan only. See Table 34 for functional specifications.




Figure 22. JTAG Test Access Port Timing




Figure 24. JTAG Boundary Scan Timing

MPC5674F Microcontroller Data Sheet, Rev. 9

Freescale Semiconductor

4.12.4 Nexus Timing

Spec	Characteristic	Symbol	Min	Max	Unit
1	MCKO Cycle Time	t _{MCYC}	2 ²	8	t _{CYC} ³
2	MCKO Duty Cycle	t _{MDC}	40	60	%
3	MCKO Low to MDO Data Valid ⁴	t _{MDOV}	-0.1	0.2	t _{MCYC}
4	MCKO Low to MSEO Data Valid ⁴	t _{MSEOV}	-0.1	0.2	t _{MCYC}
5	MCKO Low to EVTO Data Valid ⁴	t _{EVTOV}	-0.1	0.2	t _{MCYC}
6	EVTI Pulse Width	t _{EVTIPW}	4.0	_	t _{TCYC} ³
7	EVTO Pulse Width	t _{EVTOPW}	1	_	t _{MCYC}
8	TCK Cycle Time	t _{TCYC}	4 ⁵	—	t _{CYC} ³
9	TCK Duty Cycle	t _{TDC}	40	60	%
10	TDI, TMS Data Setup Time	t _{NTDIS} , t _{NTMSS}	8	_	ns
11	TDI, TMS Data Hold Time	T _{NTDIH} , t _{NTMSH}	5	_	ns
12	TCK Low to TDO Data Valid	t _{NTDOV}	0	10	ns
13	RDY Valid to MCKO ⁶	—	_	—	—

Table 34. Nexus Debug Port Timing¹

All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 30 pF with DSC = 0b10.

² The Nexus AUX port runs up to 82 MHz (pending characterization). Set NPC_PCR[MKCO_DIV] to correct division depending on the system frequency, not to exceed maximum Nexus AUX port frequency.

 3 See Notes on t_{cvc} Table 27 in Section Section 4.11.1, Clocking.

⁴ MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.

⁵ Lower frequency is required to be fully compliant to standard.

⁶ The RDY pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.

1




Figure 25. Nexus Timings






Figure 26. Nexus TCK, TDI, TMS, TDO Timing

4.12.5 External Bus Interface (EBI) Timing

Table 35. Bus Operation Timing ¹

Spec	Characteristic	Symbol	66 MHz (Ext.	Bus Freq) ^{2 3}	Unit	Notes
Spec	Characteristic	Symbol	Min	Max	Unit	NOICS
1	D_CLKOUT Period	t _C	15.2	—	ns	Signals are measured at 50% V_{DDE} .
2	D_CLKOUT Duty Cycle	t _{CDC}	45%	55%	t _C	
3	D_CLKOUT Rise Time	t _{CRT}	—	4	ns	
4	D_CLKOUT Fall Time	t _{CFT}	—	4	ns	
5	D_CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time) D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	t _{сон}	1.0/1.5	_	ns	Hold time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 1.0 ns EBTS = 1: 1.5 ns
6	D_CLKOUT Posedge to Output Signal Valid (Output Delay) D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	tcov	_	7.0/7.5	ns	Output valid time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 7.0 ns EBTS = 1: 7.5 ns

Spec	Characteristic	Symbol	66 MHz (Ext.	Bus Freq) ^{2 3}	Unit	Notes
Opee	onaraotenstie	Cymbol	Min	Max	Unit	Notes
	Input Signal Valid to D_CLKOUT Posedge (Setup Time) D_ADD[9:30] D_DAT[0:15] D_RD_WR D_TA D_TS	t _{CIS}	5.0/4.5	_	ns	Input setup time selectable via SIU_ECCR[EBTS] bit: EBTS = 0; 5.0ns EBTS = 1; 4.5ns
	D_CLKOUT Posedge to Input Signal Invalid (Hold Time) D_ADD[9:30] D_DAT[0:15] D_RD_WR D_TA D_TS	t _{СІН}	1.0	_	ns	
9	D_ALE Pulse Width	t _{APW}	6.5	—	ns	The timing is for Asynchronous external memory system.
10	D_ALE Negated to Address Invalid	t _{AAI}	2.0/1.0 ⁵	—	ns	The timing is for Asynchronous external memory system. ALE is measured at 50% of VDDE.

Table 35. Bus Operation Timing ¹ (continued)

¹ EBI timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 30 pF with DSC = 0b10.

² Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 MHz system clock + 2% FM.

³ Depending on the internal bus speed, set the SIU_ECCR[EBDF] bits correctly not to exceed maximum external bus frequency. The maximum external bus frequency is 66 MHz.

⁴ Refer to Fast pad timing in Table 30 and Table 31.

⁵ ALE hold time spec is temperature dependant. 1.0 ns spec applies for temperature range -40 to 0 °C. 2.0 ns spec applies to temperatures > 0 °C. This spec has no dependency on SIU_ECCR[EBTS] bit.




Figure 27. D_CLKOUT Timing




Figure 28. Synchronous Output Timing




Figure 30. ALE Signal Timing

4.12.6 External Interrupt Timing (IRQ Pin)

Table 36. External Interrupt Timing¹

Spec	Characteristic	Symbol	Min	Мах	Unit
1	IRQ Pulse Width Low	t _{IPWL}	3	_	t _{cyc} ²
2	IRQ Pulse Width High	t _{IPWH}	3	_	t _{cyc} ²
3	IRQ Edge to Edge Time ³	t _{ICYC}	6		t _{cyc} ²

¹ IRQ timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H .

 $^2\,$ See Notes on t_{cvc} on Figure 16 and Table 27 in Section 4.11.1, Clocking.

³ Applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 31. External Interrupt Timing

4.12.7 eTPU Timing

Table 37. eTPU Timing¹

Spec			Min	Max	Unit
1	eTPU Input Channel Pulse Width	t _{ICPW}	4	—	t _{cyc} ²
2	eTPU Output Channel Pulse Width	t _{OCPW}	1 ³	—	t _{cyc} ²

¹ eTPU timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 200 pF with SRC = 0b00.

 $^2~$ See Notes on t_{cyc} on Figure 16 and Table 27 in Section 4.11.1, Clocking.

³ This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 32. eTPU Timing

4.12.8 eMIOS Timing

Table 38. eMIOS Timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	eMIOS Input Pulse Width	t _{MIPW}	4	_	t _{cyc} ²
2	eMIOS Output Pulse Width	t _{MOPW}	1 ³		t _{cyc} ²

¹ eMIOS timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 50 pF with SRC = 0b00.

 $^2~$ See Notes on t_{cyc} on Figure 16 and Table 27 in Section 4.11.1, Clocking.

³ This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 33. eMIOS Timing

4.12.9 DSPI Timing

Table	39.	DSPI	Timing	1	2
-------	-----	------	--------	----------	---

Spec	Characteristic	Symbol	Peripheral Bus	Unit	
Spec		Symbol	Min	Max	Onit
1	DSPI Cycle Time ^{3, 4} Master (MTFE = 0) Slave (MTFE = 0) Master (MTFE = 1) Slave (MTFE = 1)	t _{SCK}	t _{SYS} * 2	t _{SYS} *32768*7	ns
2	PCS to SCK Delay ⁵	t _{CSC}	12	—	ns
3	After SCK Delay ⁶ Master mode Slave mode	t _{ASC}	$t_{SYS} * 2$ $t_{SYS} * 3 -$ constraints ⁷	_	ns
4	SCK Duty Cycle	t _{SDC}	0.33 * t _{SCK}	0.66 * t _{SCK}	ns
5	Slave Access Time (SS active to SOUT valid)	t _A	—	25	ns
6	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)	t _{DIS}	-	25	ns
7	PCSx to PCSS time	t _{PCSC}	t _{SYS} * 2	t _{SYS} * 7	ns
8	PCSS to PCSx time	t _{PASC}	t _{SYS} * 2	t _{SYS} * 7	ns

Spec	Characteristic	Symbol		s Freq: 132 MHz	Unit
Spec	Cildiacteristic	Symbol	Min	Max	onit
9	Data Setup Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁸ Master (MTFE = 1, CPHA = 1)	t _{SUI}	20 4 6 20	 	ns ns ns ns
10	Data Hold Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁸ Master (MTFE = 1, CPHA = 1)	t _{HI}	-3 7 12 -3	 	ns ns ns ns
11	Data Valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t _{SUO}	 	5 25 13 5	ns ns ns ns
12	Data Hold Time for Outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t _{HO}	-5 2.5 3 -5	 	ns ns ns ns

Table 39. DSPI Timing^{1 2} (continued)

¹ DSPI timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, and T_A = T_L to T_H

² Speed is the nominal maximum frequency of platform clock (f_{platf}). Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 Mhz for system core clock (f_{svs}) + 2% FM.

³ The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two devices communicating over a DSPI link.

⁴ The actual minimum SCK cycle time is limited by pad performance.

⁵ The maximum value is programmable in DSPI_CTAR*n*[PSSCK] and DSPI_CTAR*n*[CSSCK].

⁶ The maximum value is programmable in DSPI_CTAR*n*[PASC] and DSPI_CTAR*n*[ASC].

⁷ For example, external master should start SCK clock not earlier than 3 system clock periods after assertion SS

⁸ This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b10.

The DSPI in this device can be configured to serialize data to an external device that implements the Microsecond Bus protocol. DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) for data and clock signals to improve high speed operation.

Table 40	. DSPI	LVDS	Timing ^{1, 2}
----------	--------	------	------------------------

Characteristic	Symbol	Min	Max	Unit
LVDS Clock to Data/Chip Select Outputs	t _{lvdsdata}	–0.25 × t _{SCYC}	+0.25 × t _{SCYC}	ns

¹ These are typical values that are estimated from simulation.

² See DSPI LVDS Pad related data in Table 16.




Figure 34. DSPI Classic SPI Timing — Master, CPHA = 0




Figure 35. DSPI Classic SPI Timing — Master, CPHA = 1




Figure 36. DSPI Classic SPI Timing — Slave, CPHA = 0




Figure 37. DSPI Classic SPI Timing — Slave, CPHA = 1




Figure 38. DSPI Modified Transfer Format Timing — Master, CPHA = 0




Figure 39. DSPI Modified Transfer Format Timing — Master, CPHA = 1




Figure 40. DSPI Modified Transfer Format Timing — Slave, CPHA = 0




Figure 41. DSPI Modified Transfer Format Timing — Slave, CPHA = 1



Figure 42. DSPI PCS Strobe (PCSS) Timing

5 Package Information

The latest package outline drawings are available on the product summary pages on our website:


http://www.freescale.com/powerarchitecture. The following table lists the package case number. Use these numbers in the webpage's keyword search engine to find the latest package outline drawings.

Package Type	Case Outline Number
324 TEPBGA	98ASS23840W
416 TEPBGA	98ARE10523D
516 TEPBGA	98ARS10503D

Table 41. Package Information

5.1 324-Pin Package

The package drawings of the 324-pin TEPBGA package are shown in Figure 43 and Figure 44.






NOTES:				
1. ALL DIMENSIONS IN MILLIMETERS.				
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.				
3. MAXIMUM SOLDER BALL DIAMETER MEASUREI	D PARALLEL TO	DATUM A.		
A. DATUM A, THE SEATING PLANE, IS DETERMIN SOLDER BALLS.	NED BY THE SP	HERICAL CROWNS OF	THE	
5. PARALLELISM MEASUREMENT SHALL EXCLUDE OF PACKAGE.	E ANY EFFECT (OF MARK ON TOP SUR	RFACE	
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANIC/	AL OUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE: PBGA, 324 I/O,	DOCUMENT NO): 98ASS23840W	REV: D	
23 X 23 PKG,	CASE NUMBER	: 1158–03	26 APR 2006	
1 MM PITCH (OMPAC)	STANDARD: JE	DEC MS-034 AAJ-1		

Figure 44. 324 TEPBGA Package (2 of 2)

5.2 416-Pin Package

The package drawings of the 416-pin TEPBGA package are shown in Figure 45 and Figure 46.






NOTES:					
1. ALL DIMENSIONS IN MILLIMETERS.					
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.					
3. MAXIMUM SOLDER BALL DIAMETER	3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.				
4. DATUM A, THE SEATING PLANE, IS SOLDER BALLS.	S DETERMINE	D BY THE SPH	ERICAL CROWNS OF T	HE	
© FREESCALE SEMICONDUCTOR, INC.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE	
ALL RIGHTS RESERVED.): 98ARE10523D	REV: A	
416 I/O, PBGA 27 X 27 PKG,		CASE NUMBER		13 JUL 2005	
1 MM PITCH (OMPAC)			DEC MS-034 AAL-1		
1					

Figure 46. 416 TEPBGA Package (2 of 2)

5.3 516-Pin Package

The package drawings of the 516-pin TEPBGA package are shown in Figure 47 and Figure 48.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 516 I/O, PBGA		DOCUMENT NO): 98ARS10503D	REV: B
27 X 27 PKG, 1 MM PITCH (OMPAC)		CASE NUMBER	R: 1164A-01	09 AUG 2005
		STANDARD: JE	DEC MS-034 AAL-1	

Figure 47. 516 TEPBGA Package (1 of 2)

NOTES:					
1. ALL DIMENSIONS IN MILLIMETERS.					
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.					
3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.					
4. DATUM A, THE SEATING PLANE, IS DETERMIN SOLDER BALLS.					
5. PACKAGE CODES: 5193 & 5198.					
© FREESCALE SEMICONDUCTOR, INC.					
ALL RIGHTS RESERVED.		PRINT VERSION NO	REV: B		
516 I/O, PBGA 27 X 27 PKG,			09 AUG 2005		
1 MM PITCH (OMPAC)		DEC MS-034 AAL-1	00 100 2000		

Figure 48. 516 TEPBGA Package (2 of 2)

Product Documentation

6 **Product Documentation**

This data sheet is labeled as a particular type: Product Preview, Advance Information, or Technical Data. Definitions of these types are available at: http://www.freescale.com.

The following documents are required for a complete description of the device and are necessary to design properly with the parts:

• MPC5674F Microprocessor Reference Manual (document number MPC5674FRM).

72

Appendix A Signal Properties and Muxing

The following table shows the signals properties for each pin on the MPC5674F. For each port pin that has an associated SIU_PCR*n* register to control its pin properties, the supported functions column lists the functions associated with the programming of the SIU_PCR*n*[PA] bit in the order: Primary function (P), Function 2 (F2), Function 3 (F3), and GPIO (G). See Figure 49.




Figure 49. Supported Functions Example

Table 42. Signal Properties and Muxing Summary

Age Function Summary Figure Signal Name Particip Figure Signal Name Particip Figure Signal Name Particop Parico Particip						-	ſ						
Signal Name App Function Summary App Function Summary App	¹ ЯЭч		e3			uoi	/be _و	996	State during	State	Packa	ige Lo	cation
TOTALIANDA TOTACLUALING7_ F CACLAA FTPLA TCR clock III MM Voncini Up MI L PEDU113 VI RCI External Interruti request 1 MM Voncini Up MI L REDUAG P ETPLAN P ETPLAN P P Up MI L L Up MI L Up MI L L Up MI L L Up MI L <th>GPIO/F</th> <th>Signal Name⁴</th> <th>P\A\9</th> <th>Function⁴</th> <th>Function Summary</th> <th>Direct</th> <th>(T bsq</th> <th>ostioV</th> <th>RESET</th> <th>after RESET⁸</th> <th>324</th> <th>914</th> <th>919</th>	GPIO/F	Signal Name⁴	P\A\9	Function ⁴	Function Summary	Direct	(T bsq	ostioV	RESET	after RESET ⁸	324	914	919
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					eTPU_A								
Noticity Is <	113		٩	TCRCLKA	eTPU A TCR clock	_	ΗМ	V _{DDEH1}	dn/—	dn/—	K1	L1	К4
M2		GP10.113	A1	IRQ7	External interrupt request	_							
EFDUAGETDUAL EPDLAGE GPIO113 GPIO113 CPIO CPIO Actionated CIO MM Vocal MMCPCFG MMCPCFG <th< td=""><td></td><td></td><td>A2</td><td></td><td>1</td><td> </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>			A2		1								
FTDUAD_ETDUAL P ETDUAD P ETDUAD P ETDUAD P ETDUAD P ETDUAD P P Doubin D <thd< th=""> D <thd< th=""> D</thd<></thd<>			с	GPIO113	GPIO	0/1							
OFDUTA ITE TPUAT2 ITE TPUAT2<	114		Ъ	ETPUA0	eTPU A channel	0/	ΗМ	V _{DDEH1}	/WKPCFG		K2	L2	L6
M2 —————————————— ——————— ——— —— — — — — M3 — M4		GPI0114	A1	ETPUA12	eTPU A channel (output only)	0							
Image: constraint of the constrated of the constraint of the constraint of the constraint of the			A2										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			Ċ	GPIO114	GPIO	0/							
CHOUTS AI ETPUA13 eTPUA13 eTPUA41 0 A2	115	ETPUA1_ETPUA13_	Ч	ETPUA1	eTPU A channel	0/	ΗМ	V _{DDEH1}	/WKPCFG	/WKPCFG	١١	L3	۱L
R2 10 ND		GP10115	A1	ETPUA13	eTPU A channel (output only)	0							
ETPUA2 ETPUA3 GP (0115) GP (0115) GP (0116) M (016) M (016) M (016) M (A2										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			G	GPIO115	GPIO	0/1							
CHOUTE A1 ETPUA14 ETPUA14 ETPUA14 ETPUA14 ETPUA14 M2 ETPUA3 A2	116		Ъ	ETPUA2	eTPU A channel	0/	ΗМ	V _{DDEH1}	/WKPCFG	/WKPCFG	J2	L4	J2
A2 <td></td> <td>GP10116</td> <td>A1</td> <td>ETPUA14</td> <td>eTPU A channel (output only)</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		GP10116	A1	ETPUA14	eTPU A channel (output only)	0							
(a) (b) (A2										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			U	GPIO116	GPIO	0/							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	117	ETPUA3_ETPUA15_	Ъ	ETPUA3	eTPU A channel	0/	ΗМ	V _{DDEH1}	-/WKPCFG	-/WKPCFG	J3	K1	H4
A2		GP10117	A1	ETPUA15	eTPU A channel (output only)	0							
G GP1017 GP10 GP10 I/O I/O<			A2										
ETPUA4_ETPUA16_ P ETPUA4 eTP			G	GPIO117	GPIO	0/1							
A1 ETPUA16 eTPU A channel (output only) O A2 G GPIO118 GPIO I/O I/O	118		Ъ	ETPUA4	eTPU A channel	0/1	ΗМ	V _{DDEH1}	/WKPCFG	/WKPCFG	J4	K2	J4
		GPI0118	A1	ETPUA16	eTPU A channel (output only)	0							
GPIO118 GPIO			A2										
			U	GPIO118	GPIO	0/1							

3		ε			uo	90 G	9 ⁹		č	Packa	Package Location	ation
GPIO/P	Signal Name ²	9/A/9	Function ⁴	Function Summary	Directi	VT be9	96†loV	state during RESET ⁷	after RESET ⁸	324	914	915
119	ETPUA5_ETPUA17_	Ь	ETPUA5	eTPU A channel	0/1	МН	V _{DDEH1}	/WKPCFG		H	K3	H1
	GPI0119	A1	ETPUA17	eTPU A channel (output only)	0							
		A2										
		G	GPIO119	GPIO	0/1							
120		Ч	ETPUA6	eTPU A channel	0/	ЧW	V _{DDEH1}	/WKPCFG		H2	K4	K5
	GPI0120	A1	ETPUA18	eTPU A channel (output only)	0							
		A2										
		с	GPIO120	GPIO	0/1							
121	ETPUA7_ETPUA19_	Ь	ETPUA7	eTPU A channel	0/	ΗМ	V _{DDEH1}	/WKPCFG			۲Ļ	H2
	GPI0121	A1	ETPUA19	eTPU A channel (output only)	0							
		A2										
		G	GPI0121	GPIO	0/1							
122	ETPUA8_ETPUA20_	Ь	ETPUA8	eTPU A channel	0/1	МН	V _{DDEH1}	/WKPCFG		1	5	H3
	GPI0122	A1	ETPUA20	eTPU A channel (output only)	0							
		A2										
		U	GPI0122	GPIO	0/							
123		Ъ	ETPUA9	eTPU A channel	0/	ΗМ	V _{DDEH1}	/WKPCFG		H3	J3	J3
	GP10123	A1	ETPUA21	eTPU A channel (output only)	0							
		A2		-								
		ڻ ن	GPIO123	GPIO	0/1							
124		Ч	ETPUA10	eTPU A channel	0/1	МН	V _{DDEH1}	/WKPCFG	/WKPCFG	G1	J4	K6
	GPI0124	A1	ETPUA22	eTPU A channel (output only)	0							
		A2			I							
		U	GPI0124	GPIO	0/1							

เื่รเ		3			uc	об ₂	9 ⁶			Packa	Package Location	ation
94/0149	Signal Name ²	Ð/A/9	Function ⁴	Function Summary	Directio	IVT be9	QefloV	State during RESET ⁷	State after RESET ⁸	354	914	916
125	ETPUA11_ETPUA23_	Ч	ETPUA11	eTPU A channel	<u>0</u>	НМ	V _{DDEH1}	/WKPCFG	/WKPCFG	G2	H	G1
	GP10125	A1	ETPUA23	eTPU A channel (output only)	0							
		A2		1	I							
		G	GPI0125	GPIO	0/							
126		Ъ	ETPUA12	eTPU A channel	0	МН	V _{DDEH1}	/WKPCFG	/WKPCFG	G3	H2	J5
	GPI0126	A1	PCSB1	DSPI B peripheral chip select	0							
		A2		1								
		с	GPIO126	GPIO	0/							
127		Ь	ETPUA13	eTPU A channel	0	МН	V _{DDEH1}	/WKPCFG	/WKPCFG	F1	H4	G2
	GP10127	A1	PCSB3	DSPI B peripheral chip select	0							
		A2		1								
		G	GPI0127	GPIO	0/							
128	ETPUA14_PCSB4_	Ь	ETPUA14	eTPU A channel	0	МН	V _{DDEH1}	/WKPCFG	/WKPCFG	F2	H3	H5
	GP10128	A1	PCSB4	DSPI B peripheral chip select	0							
		A2		1	I							
		U	GPIO128	GPIO	0/							
129		Ъ	ETPUA15	eTPU A channel	0	ЧM	V _{DDEH1}	/WKPCFG		F3	9	G3
	GP10129	A1	PCSB5	DSPI B peripheral chip select	0							
		A2		1								
		G	GPIO129	GPIO	0/							
130		Ч	ETPUA16	eTPU A channel	0	МН	V _{DDEH1}	/WKPCFG		H4	G2	HG
	GPI0130	A1	PCSD1	DSPI D peripheral chip select	0							
		A2		1								
		U	GPIO130	GPIO	0/							

۲ЯС		ε			uc	96 ₂	9 ⁸			Package Location	ge Loc	ation
99/0199	Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directi	IVT bs9	96†loV	State during RESET ⁷	State after RESET ⁸	354	914	915
131	ETPUA17_PCSD2_	Ь	ETPUA17	eTPU A channel	0/	ΗM	V _{DDEH1}	/WKPCFG	/WKPCFG	G4	G3	G4
	GPI0131	A1	PCSD2	DSPI D peripheral chip select	0							
		A2		1	I							
		ى D	GPIO131	GPIO	0/1							
132	-	Ь	ETPUA18	eTPU A channel	0/	МН	V _{DDEH1}	/WKPCFG		1	G4	G5
	GPI0132	A1	PCSD3	DSPI D peripheral chip select	0							
		A2										
		ى D	GPIO132	GPIO	0/1							
133		Ь	ETPUA19	eTPU A channel	0/	ΗM	V _{DDEH1}	/WKPCFG		I	Ę	F1
	GP10133	A1	PCSD4	DSPI D peripheral chip select	0							
		A2		1								
		ი	GPIO133	GPIO	0/1							
134	ETPUA20_IRQ8_	Ь	ETPUA20	eTPU A channel	0/	ЫH	V _{DDEH1}	/WKPCFG	/WKPCFG	Ш Т	F2	F2
	GP10134	A1	IRQ8	External interrupt request	_							
		A2		1								
		9	GPIO134	GPIO	0/1							
135		Ь	ETPUA21	eTPU A channel	0/	ΗM	V _{DDEH1}	/WKPCFG		5	F3	F3
	GP10135	A1	IRQ9	External interrupt request	_							
		A2										
		ى D	GPI0135	GPIO	0/1							
136	ETPUA22_IRQ10_	Ь	ETPUA22	eTPU A channel	0/	ΗM	V _{DDEH1}	/WKPCFG	/WKPCFG	E2	F4	F4
	GPI0130	A۱	IRQ10	External interrupt request	_							
		A2	-	1	I							
		U	GPIO136	GPIO	0/							

₁ยว		3			uo	oe ₂	9 ⁶			Packa	Package Location	cation
94/0149	Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directio	IVT be¶	QefloV	State during RESET ⁷	State after RESET ⁸	354	914	919
137	ETPUA23_IRQ11_	Ъ	ETPUA23	eTPU A channel	0/	ΗM	V _{DDEH1}	/WKPCFG		D	Ē	Ē
	GP10137	A1	IRQ11	External interrupt request	_							
		A2			I	_						
		с	GPIO137	GPIO	0/1	_						
138		Ч	ETPUA24	eTPU A channel	0/1	MH	V _{DDEH1}	/WKPCFG	/WKPCFG	E3	E2	E2
	GPI0138	A1	IRQ12	External interrupt request	_	_						
		A2				_						
		U	GPIO138	GPIO	0/1	_						
139		Ч	ETPUA25	eTPU A channel	0/1	MH	V _{DDEH1}	/WKPCFG		D2	E3	E3
	GP10139	A1	IRQ13	External interrupt request	-	_						
		A2			I							
		U	GPIO139	GPIO	0/1	_						
140	ETPUA26_IRQ14_	Ч	ETPUA26	eTPU A channel	0/1	MH	V _{DDEH1}	/WKPCFG		C2	E4	E4
	GP10140	A1	IRQ14	External interrupt request	_	_						
		A2			I	_						
		IJ	GPIO140	GPIO	0/1	_						
141	ETPUA27_IRQ15_	Ъ	ETPUA27	eTPU A channel	0/	ЧM	V _{DDEH1}	/WKPCFG	/WKPCFG	F4	5	D
	GPI0141	A1	IRQ15	External interrupt request	_	_						
		A2				_						
		с	GPIO141	GPIO	0/1	_						
142	ETPUA28_PCSC1_	Ч	ETPUA28	eTPU A channel	0/1	MH	V _{DDEH1}	/WKPCFG		1	D2	D2
	GP10142	A1	PCSC1	DSPI C peripheral chip select	0	_						
		A2				_						
		ი	GPIO142	GPIO	0/							

¹ ЯС		3			uc	96 ₂	9 [€]			Packa	Package Location	cation
0\P(Signal Name ²	9/A/	Function ⁴	Function Summary	ectio	ą T y	ltag	State during RESET ⁷	State after RESET ⁸		9	9
GPI		Ч			Dir	peq	٥V			32	41	LS
143	ETPUA29_PCSC2_	Ь	ETPUA29	eTPU A channel	O/I	НМ	VDDEH1	/WKPCFG			D3	D3
	GPI0143	A1	PCSC2	DSPI C peripheral chip select	0							
		A2		1								
		G	GPIO143	GPIO	0/1							
144		Ч	ETPUA30	eTPU A channel	0/	ΜН	V _{DDEH1}	/WKPCFG	/WKPCFG	E4	C1	C1
	GPI0144	A1	PCSC3	DSPI C peripheral chip select	0							
		A2		1								
		ი	GPIO144	GPIO	0/							
145	ETPUA31_PCSC4_	Ч	ETPUA31	eTPU A channel	0	ΜН	V _{DDEH1}	/WKPCFG	/WKPCFG	D3	C2	C2
	GP10145	A1	PCSC4	DSPI C peripheral chip select	0							
		A2		1								
		U	GPIO145	GPIO	0/							
				eTPU_B								
146		٩	TCRCLKB	eTPU B TCR clock	-	ΗМ	V _{DDEH6}	dn/—	dn/—	P19	T23	V25
	GPI0146	A1	IRQ6	External interrupt request	-							
		A2		1								
		ი	GPIO146	GPIO	0/							
147	ETPUB0_ETPUB16_	Ч	ETPUB0	eTPU B channel	0/	ΜН	V _{DDEH6}	/WKPCFG	/WKPCFG	N19	Т24	V26
	GP10147	A1	ETPUB16	eTPU B channel (output only)	0							
		A2			I							
		U	GPI0147	GPIO	0/							
148		٩	ETPUB1	eTPU B channel	0/1	ΗM	V _{DDEH6}	/WKPCFG	/WKPCFG	R19	T25	U22
	GPI0148	A1	ETPUB17	eTPU B channel (output only)	0							
		A2										
		U	GPIO148	GPIO	0/1							

יא:		3			uc	e90	9 [€]			Packa	Package Location	ation
GPIO/PC	Signal Name ²	Ð\A\q	Function ⁴	Function Summary	Directio	qvT bs9	Voltage	State during RESET ⁷	State after RESET ⁸	324	914	916
149		Ь	ETPUB2	eTPU B channel	0/1	ΜН	V _{DDEH6}	/WKPCFG		R22	T26	U23
	GPI0149	A1	ETPUB18	eTPU B channel (output only)	0							
		A2										
		ი	GPIO149	GPIO	0/1							
150		Ь	ETPUB3	eTPU B channel	0/	ΗМ	V _{DDEH6}	/WKPCFG		R21	R23	T22
	GPI0150	A1	ETPUB19	eTPU B channel (output only)	0							
		A2										
		ს	GPIO150	GPIO	0/1							
151		Ь	ETPUB4	eTPU B channel	0/	ΗМ	V _{DDEH6}	/WKPCFG		P22	R24	U24
	GPI0151	A1	ETPUB20	eTPU B channel (output only)	0							
		A2										
		ი	GPI0151	GPIO	0/1							
152		Ь	ETPUB5	eTPU B channel	0/1	МН	V _{DDEH6}	/WKPCFG		P21	R25	U25
	GPI0152	A1	ETPUB21	eTPU B channel (output only)	0							
		A2										
		IJ	GPI0152	GPIO	0/1							
153		Ч	ETPUB6	eTPU B channel	0/	ΗМ	V _{DDEH6}	/WKPCFG	/WKPCFG	N22	R26	U26
	GPI0153	A1	ETPUB22	eTPU B channel (output only)	0							
		A2										
		ნ	GPI0153	GPIO	0/1							
154		Ь	ETPUB7	eTPU B channel	0/	ΗМ	V _{DDEH6}	/WKPCFG		M19	P23	T23
	GPI0154	A1	ETPUB23	eTPU B channel (output only)	0							
		A2										
		U	GPIO154	GPIO	0/1							

Function Summary B channel I/O MH B channel M/O Direction B channel I/O MH V M V	₁มว		3			uo	_с әс	9 ⁹	-		Packa	Package Location	ation
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	GPIO/P(Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directi	IVT be¶	QefloV	State during RESET ⁷	State after RESET ⁸	354	914	916
$ \begin{array}{l c c c c c c c c c c c c c c c c c c c$	155		Ь	ETPUB8	eTPU B channel	0/	ΗM	V _{DDEH6}	/WKPCFG		N21	P24	Т24
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		GPI0155	A1	ETPUB24	eTPU B channel (output only)	0							
ETPUB9_ETPUB25_ ChorensG CPIO155GPIO155MHVoneneFETPUB9_ETPUB25_PETPUB9eTPU B channel (output only)0A1ETPUB25FETPUB25FETPUB25FETPUB250A2CPIO155PETPUB10ETPUB26FPU B channel (output only)0A2A1ETPUB26FTPU B channel (output only)00A2A2A2A2A2A2A3ETPUB27_FTPUB11ETPUB11A4ETPUB21FTPUB27FTPUB27A4ETPUB27FTPUB27FTPUB27A4ETPUB24FTPUB27FTPUB27A4ETPUB24FTPUB28FTPUB28A4ETPUB28FTPUB29FTPUB29A4ETPUB29FTPUB29FTPUB29A4ETPUB29FTPUB29FTPUB29A4ETPUB29FTPUB29FTPUB29A4ETPUB29FTPUB29FTPUB29A4FTPUB29FTPUB29FTPUB29 <td></td> <td></td> <td>A2</td> <td> </td> <td></td> <td>I</td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			A2			I	_						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			ი	GPIO155	GPIO	0/	_						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	156		Ъ	ETPUB9	eTPU B channel	0/	ΗM	V _{DDEH6}	/WKPCFG		M22	P25	R22
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		GPI0156	A1	ETPUB25	eTPU B channel (output only)	0	_						
$ \begin{array}{l l l l l l l l l l l l l l l l l l l $			A2		1	I	_						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			ი	GPIO156	GPIO	0/	_						
	157		Ъ	ETPUB10	eTPU B channel	0/	ΗM	VDDEH6	/WKPCFG		M20	P26	T25
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		GP1015/	A1	ETPUB26	eTPU B channel (output only)	0	_						
			A2				_						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			U	GPI0157	GPIO	0/	_						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	158	ETPUB11	Ч	ETPUB11	eTPU B channel	0/	ΗM	V _{DDEH6}	/WKPCFG	/WKPCFG	M21	N24	Т26
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		GP10158	A1	ETPUB27	eTPU B channel (output only)	0	_						
			A2		1	I	_						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			U	GPIO158	GPIO	0/	_						
GPI0139 A1 ETPUB28 eTPU B channel (output only) O A2	159		Ъ	ETPUB12	eTPU B channel	0/	ΗM	V _{DDEH6}	/WKPCFG	/WKPCFG	L19	N25	R23
A2 <		GP10159	A1	ETPUB28	eTPU B channel (output only)	0	_						
G GPI0159 GPI0 I/O I/O ETPUB13_ETPUB29 P ETPUB13 I/O MH VpDEH6 A1 ETPUB29 eTPU B channel I/O MH VpDEH6 A2 G GPI0160 GPI0 GPI0 0 MH VpDEH6			A2				_						
ETPUB13_ETPUB29_ P ETPUB13 I/O MH V _{DDEH6} GPI0160 A1 ETPUB29 eTPU B channel (output only) O A A2 GPI0160 GPI0160 GPI0 GTPU B channel (output only) O P			ი	GPIO159	GPIO	0/	_						
A1 ETPUB29 eTPU B channel (output only) A2 GPIO G GPIO160 GPIO	160		Ь	ETPUB13	eTPU B channel	0/	ΗM	V _{DDEH6}	/WKPCFG		L20	N26	P22
		GP10160	A1	ETPUB29	eTPU B channel (output only)	0	_						
GPIO160 GPIO			A2		-	I	_						
			ს	GPIO160	GPIO	0/							

₁่ระ		3			uc	96 ₂	9 [€]			Packa	Package Location	ation
04/0149	Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directio	IVT be¶	Voltag	State during RESET ⁷	State after RESET ⁸	324	914	916
161	ETPUB14_ETPUB30_	Ь	ETPUB14	eTPU B channel	0/1	МН	V _{DDEH6}	/WKPCFG	/WKPCFG	L21	M25	R24
	GP10161	A1	ETPUB30	eTPU B channel (output only)	0							
		A2		1								
		ى D	GPI0161	GPIO	0/1							
162		Ь	ETPUB15	eTPU B channel	0/	ЧW	V _{DDEH6}	/WKPCFG	-/WKPCFG	I	M24	R25
	GPI0162	A1	ETPUB31	eTPU B channel (output only)	0							
		A2		1								
		ს	GPIO162	GPIO	O/I							
163		Ь	ETPUB16	eTPU B channel	0/1	ΜН	V _{DDEH6}	/WKPCFG		P20	U26	V24
	GPI0163	A1	PCSA1	DSPI A peripheral chip select	0							
		A2		1								
		ს	GPIO163	GPIO	0/							
164		Ь	ETPUB17	eTPU B channel	0/1	МН	V _{DDEH6}	/WKPCFG		R20	U25	Т21
	GPI0164	A1	PCSA2	DSPI A peripheral chip select	0							
		A2		1								
		Ċ	GPIO164	GPIO	0/1							
165		Ь	ETPUB18	eTPU B channel	0/	ΗM	V _{DDEH6}	/WKPCFG		T20	U24	W26
	601.0149	A1	PCSA3	DSPI A peripheral chip select	0							
		A2		1								
		ŋ	GPIO165	GPIO	0/1							
166		Ь	ETPUB19	eTPU B channel	0/	МН	V _{DDEH6}	/WKPCFG		T19	U23	W25
	GP10166	A1	PCSA4	DSPI A peripheral chip select	0							
		A2		1								
		ს	GPIO166	GPIO	0/							

₁่มว		ε			uo	_с әс		-		Packa	Package Location	ation
94/0149	Signal Name ²	Ð/A/G	Function ⁴	Function Summary	Directi	Pad Tyl	96†loV	State during RESET ⁷	State after RESET ⁸	354	914	915
167	ETPUB20_	٩	ETPUB20	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG			V26	W24
	GP10167	A1										
		A2		1	I							
		ი	GPIO167	GPIO	0/1							
168		٩	ETPUB21	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG		I	V25	V22
	GP10168	A1		1								
		A2										
		ი	GPIO168	GPIO	0/1							
169		٩	ETPUB22	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG		1	V24	V23
	GP10169	A1										
		A2										
		Ċ	GPIO169	GPIO	0/1							
170	ETPUB23_	٩	ETPUB23	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG		1	W26	U21
	GPI0170	A1										
		A2		1								
		U	GPIO170	GPIO	0/1							
171		٩	ETPUB24	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG			W25	Y25
		A1										
		A2										
		ი	GPI0171	GPIO	0/1							
172	ETPUB25_	٩	ETPUB25	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG			W24	W21
	GPI0172	A1										
		A2										
		ს	GPI0172	GPIO	0/							

₁่яс		3			uc	96 ₂				Packa	Package Location	cation
04/0149	Signal Name ²	9/A/9	Function ⁴	Function Summary	Directio	Pad Tyr	Voltag	State during RESET ⁷	State after RESET ⁸	324	914	916
173	ETPUB26_	٩	ETPUB26	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG		Ι	V23	Y23
	GPI0173	A1										
		A2		1	I							
		ი	GPIO173	GPIO	0/1							
174		٩	ETPUB27	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG			Y25	Y24
	GPI0174	A1										
		A2										
		ი	GPIO174	GPIO	0/1							
175		٩	ETPUB28	eTPU B channel	0/1	ΗM	V _{DDEH6}	/WKPCFG		I	Y24	AA24
	GPI0175	A1										
		A2	1									
		Ċ	GPI0175	GPIO	0/1							
176	ETPUB29_	Ч	ETPUB29	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG			Y23	W22
	GPI0178	A1										
		A2		1								
		U	GPIO176	GPIO	0/1							
177		٩	ETPUB30	eTPU B channel	0/1	ΗМ	V _{DDEH6}	/WKPCFG		U20	AA24	AB24
		A1										
		A2										
		ი	GPI0177	GPIO	0/1							
178	ETPUB31_	٩	ETPUB31	eTPU B channel	0/1	ΗM	V _{DDEH6}			U19	AB24	Y22
	GPI0178	A1										
		A2										
		ს	GPIO178	GPIO	0/							

Appolone Signature Appolone		-		-		-							
Notational and anota Notice Notation Notation <th>,8⊃c</th> <th>:</th> <th>e3</th> <th></th> <th>) ; 1</th> <th>uoii</th> <th>۸be_و</th> <th></th> <th>State during</th> <th></th> <th>Packa</th> <th>ige Loc</th> <th>cation</th>	,8⊃c	:	e3) ; 1	uoii	۸be _و		State during		Packa	ige Loc	cation
TCPCLINC. Protection of the procession	ePIO/F	Signal Name ⁴	/A/9	Function ⁷	Function Summary	Direc	(T bsq		RESET		324	914	919
TFRENCL					GPIO, IRQ, Flex	Ray							
Matrix Matrix<	440		٩	-	1		ΗМ	V _{DDEH7}	dn/—	dN/—	B22	B26	F22
A2		GP10440°	A1				[]						
EFDUCI- FIDUCI- M EFDUCI- FIDUCI- M EFDUCI- FIDUCI- M EFDUCI- FIDUCI- M M Volumerina FIDUCI- M M Volumerina FIDUCI- M M </td <td></td> <td></td> <td>A2</td> <td> </td> <td>1</td> <td> </td> <td>[</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			A2		1		[
EFDUO. P			ი		GPIO	0/	1						
Hotolationalizatio additionalizationalizationalizationalizationalizati	441		٩				ΗM	V _{DDEH7}	/WKPCFG		C21	C25	C25
M2 ————————————————————————————————————		GP104412	A1				Γ						
EFPUC1 P EPO41 GPI0 Io			A2				Γ						
EFUC1_ 6			ი		GPIO	0/	1						
Protect Initial constraints Initial constraints <thi< td=""><td>442</td><td>ETPUC1_</td><td>٩</td><td> </td><td>1</td><td> </td><td>ΗМ</td><td>V_{DDEH7}</td><td>/WKPCFG</td><td></td><td>D20</td><td>C26</td><td>C26</td></thi<>	442	ETPUC1_	٩		1		ΗМ	V _{DDEH7}	/WKPCFG		D20	C26	C26
R2		GPIO442°	A1				Γ						
© © P CM0442 GP10442 GP10442 GP10443 ³ M Vo M Vo M Vo M Vo M Vo M Vo M			A2				Γ						
ETPUC2 P I— I— I— I— IMH Voberr IMKPCFG D23 D25 GPI0443 ⁵ I— I— I— I— I I IMH Voberr IMKPCFG D21 D25 R I— I— I— I			ი		GPIO	0/	1						
PriDutation Mi Lumber	443	ETPUC2	٩				ΗМ	V _{DDEH7}	/WKPCFG	/WKPCFG	D22	D25	D25
A2 <td></td> <td>GP10443</td> <td>A1</td> <td> </td> <td></td> <td> </td> <td>Γ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		GP10443	A1				Γ						
ETPUCa Celotata <			A2		1		Γ						
ETPUC3_ GPI0444 ⁹ P H V _{DDH7} -/WKPCFG D21 D26 A1			ი		GPIO	0/	1						
A1	444		٩				ΗМ	V _{DDEH7}	/WKPCFG	/WKPCFG	D21	D26	D26
A2		GPI04444	A1				Γ						
G GPI0444 GPI0 I/O I/O I/O ETPUC4 P			A2				Γ						
ETPUC4 P MH V _{DDEH7} /WKPCFG E24 24 GPI0445 ⁹ A1 // // // // 24 24 A2			ი		GPIO	0/	1						
A1 A2 G GPI0445 GPI0	445	ETPUC4_	٩				ΗM	VDDEH7	/WKPCFG		E22	E24	E24
		GP10445	A1				Γ						
GPIO445 GPIO			A2				Γ						
			ს		GPIO	2	Γ						

Magnetication Function Magnetication Magnetication													
Signal Name R Function Function Function Dia Other EPDUG5 P <th>۶СК¹</th> <th>:</th> <th>G3</th> <th></th> <th></th> <th>uoii</th> <th>۸be_و</th> <th></th> <th>State during</th> <th>State</th> <th>Packa</th> <th>Package Location</th> <th>ation</th>	۶СК ¹	:	G3			uoii	۸be _و		State during	State	Packa	Package Location	ation
EFPUG5 P	gPIO/F	Signal Name ⁴)/A/9	Function ⁺	Function Summary	Direct	(T be¶		RESET	after RESET ⁸	354	914	919
41	446		Ч			0/1	ΗM	V _{DDEH7}			E19	E25	E25
R2 10 M CFDUGG P 10 M Vobehr A1 10 M Vobehr A2 10 M Vobehr A2 10 M Vobehr A1		GP104465	A1				_						
ETPUC6. C PIO446 C PIO446 C PIO I <th></th> <td></td> <td>A2</td> <td> </td> <td></td> <td> </td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			A2				_						
EFPUG6. P I Woehr Voehr GPI0447 ⁵ A1 2 -			ს		GPIO	0/1	_						
$ \begin{array}{l lllllllllllllllllllllllllllllllllll$	447		Ч			0/1	ΗM	V _{DDEH7}	/WKPCFG		I	E26	E26
A2		GP104472	A1				_						
$ \begin{array}{l lllllllllllllllllllllllllllllllllll$			A2				_						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			ს		GPIO	0/1							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	448	ETPUC7_	Ъ			0/1	MH	V _{DDEH7}	/WKPCFG			F23	F23
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		GP10448	A1				_						
$ \begin{array}{llllllllllllllllllllllllllllllllllll$			A2				_						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			ს		GPIO	0/1	_						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	449		Ч			0/1	ΗM	V _{DDEH7}	/WKPCFG		I	F24	F24
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		GP104485	A1				_						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			A2		1	I	_						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			U		GPIO	0/1	_						
TOTAD A1 IRQ0 External interrupt request 1 A2	450	ETPUC9_IRQ0_	Ь		1		ΗM	V _{DDEH7}	/WKPCFG		F22	F25	F25
A2 G GPI0450 GPI0 GPI0 I/O I/O FTPUC10_IR01_ P MH VDEH7 A1 IR01 External interrupt request 1 MH VDEH7 A2 1 A2 G GPI04519 GPI0451 GPI0451		004000	A1	IRQ0	External interrupt request	_	_						
G GPI0450 GPI0 I/O I/O ETPUC10_IR01_ P - </td <th></th> <td></td> <td>A2</td> <td> </td> <td></td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			A2										
ETPUC10_IRQ1_ P - MH V _{DDEH7} GPI0451 ⁹ A1 IRQ1 External interrupt request 1 A2 - - - - - GPI04519 - - - - MH A1 IRQ1 External interrupt request 1 - A2 - - - - - G GPI0451 GPI0 GPI0 10 -			ს		GPIO	0/1	_						
A1 IRQ1 External interrupt request A2 — — G GPI0451 GPI0	451	ETPUC10	Ъ				ΗM	V _{DDEH7}	/WKPCFG		E20	F26	F26
— — — — — — — — — — — — — — — — — — —		21040120 21040120	A1	IRQ1	External interrupt request	_	_						
GPIO451 GPIO			A2			I	_						
			U		GPIO	0/1							

۱۶					u	6 ₂	9			Packa	Package Location	ation
IO/PC	Signal Name ²	;9/∀/c	Function ⁴	Function Summary	irectio	dyT b	əbstlo	State during RESET ⁷	State after RESET ⁸	54	91	91
GР		ł			Di	в٩	M			33	4	,ç
452		Ь	-		I	HМ	^V ррен7	/WKPCFG		E21	G23	G22
	GP10452	A1	IRQ2	External interrupt request	_							
		A2	-	-								
		ъ	GPIO452	GPIO	0/1							
453	3 ETPUC12_IRQ3_	Ь				ΗМ	V _{DDEH7}	/WKPCFG		F19	G24	G23
	GP10453	A1	IRQ3	External interrupt request	_							
		A2										
		ს	GPIO453	GPIO	0/1							
454	4 ETPUC13_3_IRQ4_	Ь				ΗM	V _{DDEH7}	/WKPCFG	/WKPCFG	F21	G25	G24
	GP10454	A1	IRQ4	External interrupt request	_							
		A2										
		ი	GPIO454	GPIO	0/1							
455	5 ETPUC14_4_IRQ5_	Ь				ΗМ	V _{DDEH7}	/WKPCFG	/WKPCFG	F20	G26	G25
	GP10455	A1	IRQ5	External interrupt request	_							
		A2	-	-	I							
		ŋ	GP10455	GPIO	0/1							
456	5 ETPUC15	Р	-		Ι	ΗW	V _{DDEH7}	/WKPCFG	-/WKPCFG	l	H23	G26
	GP-04305	A۱	-	-	I							
		A2										
		ი	GPIO456	GPIO	0/1							
457	7 ETPUC16_FR_A_TX_	Ь				ΗМ	V _{DDEH7}	/WKPCFG		I	H24	H22
	GP10457	A1	FR_A_TX	FlexRay A transfer	0							
		A2	-	-								
		U	GP10457	GPIO	0/1							

۶R1		3			uo	96 ₂	9 ^ə			Packa	Package Location	ation
GPIO/P(Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directi	IVT be9	96floV	State during RESET ⁷	State after RESET ⁸	324	914	919
458		Ь				ΜН	V _{DDEH7}	/WKPCFG		G22	H25	H23
	GPIO458°	A1	FR_A_RX	FlexRay A receive	-							
		A2										
		G	GPIO458	GPIO	0/							
459	ETPUC18_FR_A_TX_EN_	Ь				ΜН	VDDEH7	/WKPCFG		G20	H26	H24
	GPIO459	A1	FR_A_TX_EN	FlexRay A transfer enable	0							
		A2										
		ڻ ن	GPIO459	GPIO	0							
460	ETPUC19_TXDA_	Ч		1	I	ΗМ	V _{DDEH7}	/WKPCFG	/WKPCFG	G21	J23	H21
	GPIO460	A1	TXDA	eSCI A transmit	0							
		A2			I							
		ى U	GPIO460	GPIO	0/							
461	ETPUC20_RXDA_	Ч			I	ΗМ	V _{DDEH7}	/WKPCFG	/WKPCFG	G19	J24	H25
	GP10461	A1	RXDA	eSCI A receive	_							
		A2										
		Ð	GPIO461	GPIO	0/							
462	ETPUC21_TXDB_	Ь		1		ΗМ	л _{ррен7}	-/WKPCFG	/WKPCFG	H22	J25	H26
	GP10462	A1	TXDB	eSCI B transmit	0							
		A2										
		ى U	GPIO462	GPIO	0/							
463	ETPUC22_RXDB_	Ь			I	ΜН	V _{DDEH7}	/WKPCFG	/WKPCFG	H21	J26	J22
	GP10463	A1	RXDB	eSCI B receive	_							
		A2		-	I							
		U	GPIO463	GPIO	0/							

Function4 Function Summary Ended of pact of p	ſ	3 ₃			uoi	səq'	99e	State during	State	Packa	Package Location	ation
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$) V/d		Function ⁴	Function Summary	Direct	Vad Ty	yoltag	State during RESET ⁷	after RESET ⁸	324	914	916
5 DSPI D peripheral chip select 0 ADC A Mux Address 0 0 ADC A Mux Address 0 0 64 BPU Deripheral chip select 0 64 DSPI D peripheral chip select 0 64 DSPI D peripheral chip select 0 65 BPU B Mux Address 1 0 65 CPIO MH 7 ADC B Mux Address 1 0 8 DSPI D peripheral chip select 0 9 ADC B Mux Address 2 0 66 GPIO Mux PopEHr 9 ADC B Mux Address 2 0 9 ADC B Mux Address 2 0 66 GPIO 10 9 ADC B Mux Address 2 0 9 <t< td=""><td>٩</td><td>1</td><td> </td><td></td><td> </td><td>ΗM</td><td>V_{DDEH7}</td><td>/WKPCFG</td><td></td><td>H20</td><td>K23</td><td>J23</td></t<>	٩	1				ΗM	V _{DDEH7}	/WKPCFG		H20	K23	J23
ADC A Mux Address 0 O ADC B Mux Address 0 0 64 BPIO INIC A Mux Address 0 0 64 BPIO INIC A Mux Address 0 0 64 DSPI D peripheral chip select 0 MH VDEH7 65 GPIO IV MH VDEH7 -/MKPCFG 66 GPIO IV MH VDEH7 -/MKPCFG 8 DSPI D peripheral chip select 0 MH VDEH7 -/MKPCFG 8 DSPI D peripheral chip select 0 MH VDEH7 -/MKPCFG 8 DSPI D peripheral chip select 0 MH VDEH7 -/MKPCFG 8 DSPI D peripheral chip select 0 MH VDEH7 -/MKPCFG -//MKPCFG 8 DSPI D peripheral chip select 0 MH VDEH7 -//MKPCFG -// 8 DSPI D peripheral chip select 0 MH VDEH7 -/// -// 8 GPIO DSPI D peripheral chip select <	A1	1	PCSD5	DSPI D peripheral chip select	0							
ADC B Mux Address 0 O 64 GPIO I/O 1 DSPI D peripheral chip select 0 1 DSPI D peripheral chip select 0 65 DSPI D peripheral chip select 0 66 HM VDbHr/ 7 ADC B Mux Address 1 0 66 CPIO I/O 8 DSPI D peripheral chip select 0 6 GPIO I/O 8 DSPI D peripheral chip select 0 9 MUX Address 2 0 66 GPIO I/O 67 GPIO I/O 68 DSPI D peripheral chip select 0 67 GPIO I/O 68 GPIO I/O 69 GPIO I/O 69 GPIO I/O 69	A2	1	MAAO	ADC A Mux Address 0	0							
64 GPIO I/O H Vbbehr -/WKPCFG · 1 DSPI D peripheral chip select 0 MH Vbbehr -/WKPCFG · 8 DSPI D peripheral chip select 0 MH Vbbehr -/WKPCFG · 8 DSPI D peripheral chip select 0 · MH Vbbehr -/WKPCFG · 8 DSPI D peripheral chip select 0 · MH Vbbehr · · 8 DSPI D peripheral chip select 0 · MH Vbbehr · · 9 ADC A Mux Address 2 0 · MH Vbbehr · · 8 DSPI D peripheral chip select 0 · · MH ·	A3		MABO	ADC B Mux Address 0	0							
Image: solution of the soluticon of the solution of the solution of the solution of the soluti	G			GPIO	0/							
It DSPI D peripheral chip select O ADC A Mux Address 1 O ADC A Mux Address 1 O BS ADC B Mux Address 1 O BS CPIO HV BS CPIO HV BS CPIO HV BS CPIO HV BS DSPI D peripheral chip select O ADC A Mux Address 2 O ADC B Mux Address 2 O ADC B Mux Address 2 O BS CPIO HV ADC B Mux Address 2 O BS CPIO HV ADC B Mux Address 2 O BS CPIO HV ADC B Mux Address 2 O BS CPIO HV C O HV C DSPI D peripheral chip select O BS CPIO HV D DSPI D peripheral chip select O BS CPIO HV D D HV D H VDDEH7 <	٩		1	1	Ι	MH	^V ррен7	-/WKPCFG		J22	K24	J24
ADC A Mux Address 1 0 65 ADC B Mux Address 1 0 65 GPIO N/ 7 - MH 65 GPIO N/ 8 DSPI D peripheral chip select 0 8 DSPI D peripheral chip select 0 8 DSPI D peripheral chip select 0 66 GPIO Mux Address 2 0 66 GPIO MH V_DDEH7 -/WKPCFG 7 - MH V_DDEH7 -/WKPCFG 6 GPIO MH V_DDEH7 -/WKPCFG 6 - MH V_DDEH7 -/WKPCFG 7 - MH V_DDEH7 -/WKPCFG 8 GPIO 0	A1		PCSD4	DSPI D peripheral chip select	0							
ADC B Mux Address 1 0 65 GPIO I/O 85 GPIO MH 9 DSPI D peripheral chip select 0 9 ADC A Mux Address 2 0 9 ADC A Mux Address 2 0 1 ADC A Mux Address 2 0 66 GPIO 1/O 1 H VDEH7 1 H 1 H 1 H 1 H 1 H 1 H 1 H 1 H 1 H 1 H 1 H	A2		MAA1	ADC A Mux Address 1	0							
65 GPIO I/O I/O 8 DSPI D peripheral chip select 0 8 DSPI D peripheral chip select 0 8 ADC B Mux Address 2 0 66 GPIO I/O 66 GPIO I/O 7 ADC B Mux Address 2 0 66 GPIO I/O 7 ADC B Mux Address 2 0 66 GPIO I/O 8 DSPI D peripheral chip select 0 67 GPIO I/O 68 GPIO I/O 68 GPIO I/O 69 DSPI D peripheral chip select 0 69 MH VDDEH7 69 MH VDDEH7 69 I/O 69 BSPI D peripheral chip select 0 69 BSPI D peripheral chip select 0 69 DSPI D peripheral chip select 1/O 69 DSPI D peripheral chip select 0 69 GPIO I/O 69 D I/O 69 D I/O 69 GPIO I/O	A4		MAB1	ADC B Mux Address 1	0							
3 1 MH V _{DDEH7} WKPCFG 3 DSPI D peripheral chip select 0 - 4DC A Mux Address 2 0 - 66 GPIO 1/0 1/0 67 GPIO 1/0 1/0 67 GPIO 1/0 1/0 67 GPIO 1/0 1/0 67 GPIO 1/0 1/0 68 GPIO 1/0 1/0 68 GPIO 1/0 1/0 69 GPIO 1/0 1/0 69 GPIO 1/0 1/0	U			GPIO	0/I							
3 DSPI D peripheral chip select 0 ADC A Mux Address 2 0 ADC B Mux Address 2 0 66 GPIO 10 67 0 10 68 GPIO 10 7 1 110 89 DSPI D peripheral chip select 0 67 0 110 7 1 110 81 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1 1 110 1	d	<u> </u>				ΗM	V _{DDEH7}	/WKPCFG		K22	K25	K21
ADC A Mux Address 2 0 ADC B Mux Address 2 0 66 GPIO 1/0 67 GPIO 1/0 7 - - 68 GPIO 1/0 7 - - 69 GPIO 1/0 7 - - 67 GPIO 1/0 67 GPIO 1/0 67 GPIO 1/0 68 GPIO 1/0 68 GPIO 1/0 69 MH VDDEH7 69 GPIO 1/0	A1		PCSD3	DSPI D peripheral chip select	0							
ADC B Mux Address 2 0 66 GPIO 1/0 7 - - 8 GPIO beripheral chip select 0 8 DSPI D peripheral chip select 0 9 - - 9 - - 9 - - 9 - - 9 - - 10 DSPI D peripheral chip select 0 11 - - 12 - - 13 - - 14 VbDEH7 -/WKPCFG 15 - - 167 - - 168 GPIO 1/0 168 GPIO 1/0 169 - - 169 - - 161 - - 162 - - 163 - - 164 - - 165 - - 166 - - <	A2		MAA2	ADC A Mux Address 2	0							
66 GPIO I/O 1 1 <td>A3</td> <td></td> <td>MAB2</td> <td>ADC B Mux Address 2</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	A3		MAB2	ADC B Mux Address 2	0							
- - MH VDDEH7 WKPCFG DSPID peripheral chip select 0 - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 1 - - - - 0 DSPID peripheral chip select 0 - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - - 0 - - <	U U	_		GPIO	0/1							
DSPI D peripheral chip select O 1 -	Ч					ΗM	V _{DDEH7}	/WKPCFG		J21	K26	J25
- -	A1		PCSD2	DSPI D peripheral chip select	0							
GPIO I/O	A2		-		Ι							
- - MH V _{DDEH7} -/WKPCFG DSPID peripheral chip select 0 - -/ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - DSPID peripheral chip select 1/0 - - - - - MH V _{DDEH7} - - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - 0 - - - - <td< td=""><td>U</td><td></td><td>GPIO467</td><td>GPIO</td><td>0/</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	U		GPIO467	GPIO	0/							
DSPI D peripheral chip select O 1 -	Р					ΗМ	V _{DDEH7}	/WKPCFG		J19	L23	J26
- -	A1		PCSD1	DSPI D peripheral chip select	0							
GPIO I/O H VDEH7 DSPI D peripheral chip select I/O H VDEH7 H VDEH7 H VDEH7 H VDEH7 H VDEH7 H VDEH7	A2											
- - MH V _{DDEH7} -/WKPCFG DSPI D peripheral chip select 1/O - - 6PIO 1/O	U			GPIO	0/							
DSPI D peripheral chip select 	Ь					ΗM	VDDEH7	/WKPCFG		J20	L24	K22
GPIO	A1		PCSD0	DSPI D peripheral chip select	0/1							
GPIO	A2		-	-	Ι							
	G			GPIO	0							

GPIO/PC Signal Nam 470 ETPUC29_SCKD_ GPIO470 ⁹ 471 ETPUC30_SOUTD_ GPIO471 ⁹	Signal Name ²	ອ/	Function ⁴		y	d	2					
470 ETPUC29_SC GPI0470 ⁹ 471 ETPUC30_SC 6PI0471 ⁹	KD_	∀/Ч	2	Function Summary	Direct	Pad Tyl	QefloV	State during RESET ⁷	State after RESET ⁸	354	914	916
GFI0470 471 ETPUC30_SC GPI0471 ⁹		Ь		1	I	ΗМ	V _{DDEH7}	-/WKPCFG		K21	L25	K23
471 ETPUC30_SC GPI0471 ⁹		A1	SCKD	DSPI D clock	0/1							
471 ETPUC30_SC GPI0471 ⁹		A2			I							
471 ETPUC30_SO GPIO471 ⁹		Ċ	GPIO470	GPIO	0/							
GPIO471		Ь			I	ΗМ	VDDEH7	/WKPCFG		K20	L26	K24
	_	A1	SOUTD	DSPI D data output	0							
		A2			I							
		U	GP10471	GPIO	0/							
472 ETPUC31_SIND		Ь				ΗМ	V _{DDEH7}	/WKPCFG		K19	M23	K25
GP10472		A1	SIND	DSPI D data input	_							
		A2			I							
		Ċ	GP10472	GPIO	0/							
				eMIOS								
179 EMIOS0_ETPUA0_	UA0_	٩	EMIOSO	eMIOS channel	9	МН	V _{DDEH4}	-/WKPCFG	/WKPCFG	AA9	AE10	AC13
GPI0179		A1	ETPUA0	eTPU A channel	0							
		A2			I							
		ს	GPIO179	GPIO	0/							
180 EMIOS1_ETPUA1_	'UA1_	Ь	EMIOS1	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		AB9	AF10	AB13
GP10180		A1	ETPUA1	eTPU A channel	0							
		A2										
		U	GPIO180	GPIO	0/							
181 EMIOS2_ETPUA2	UA2_	٩	EMIOS2	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		Y10	AD11	AD13
GPI0181		A1	ETPUA2	eTPU A channel	0							
		A2										
		ڻ ا	GPIO181	GPIO	0/							

rя3		ε			uo	96 ₂	9 ⁹		à	Packa	Package Location	ation
GPIO/P	Signal Name ²	P/A/G	Function ⁴	Function Summary	Directi	IVT bs9	gefloV	state during RESET ⁷	otate after RESET ⁸	354	914	916
182	EMIOS3_ETPUA3_	Ч	EMIOS3	eMIOS channel	<u>0</u>	ΜН	V _{DDEH4}	/WKPCFG	/WKPCFG	AA10	AE11	AE13
	GPI0182	A1	ETPUA3	eTPU A channel	0							
		A2										
		ი	GPIO182	GPIO	0/							
183		Ъ	EMIOS4	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		AB10	AF11	AF13
	GPI0183	A1	ETPUA4	eTPU A channel	0							
		A2		1								
		ი	GPIO183	GPIO	<u>0</u>							
184		Ч	EMIOS5	eMIOS channel	<u>0</u>	ΜН	V _{DDEH4}	/WKPCFG		Y11	AD12	AF14
	GPI0184	A1	ETPUA5	eTPU A channel	0							
		A2										
		U	GPIO184	GPIO	0/							
185	EMIOS6_ETPUA6_	Ч	EMIOS6	eMIOS channel	<u>0</u>	ΜН	V _{DDEH4}	/WKPCFG		I	AE12	AE14
	GPI0185	A1	ETPUA6	eTPU A channel	0							
		A2			I							
		ს	GPIO185	GPIO	<u>0</u>							
186	EMIOS7_ETPUA7_	Ч	EMIOS7	eMIOS channel	<u>0</u>	ΗМ	V _{DDEH4}	/WKPCFG	/WKPCFG	AB11	AF12	AD14
	GP10186	A1	ETPUA7	eTPU A channel	0							
		A2			I							
		ი	GPIO186	GPIO	<u>0</u>							
187	EMIOS8_ETPUA8_	Ч	EMIOS8	eMIOS channel	<u>0</u>	ΗМ	V _{DDEH4}	/WKPCFG	/WKPCFG	W10	AC13	AC14
	GP10187	A1	ETPUA8	eTPU A channel	0							
		A2		-	I							
		U	GPIO187	GPIO	0/							

₁่ยว		3			uo	96 ₂	9 ⁹			Packa	Package Location	ation
04/0149	Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directio	Pad Tyr	Voltag	State during RESET ⁷	State after RESET ⁸	324	914	916
188	EMIOS9_ETPUA9_	Р	EMIOS9	eMIOS channel	0/1	ΗM	V _{DDEH4}	/WKPCFG	/WKPCFG	W11	AD13	AF15
	GPI0188	A1	ETPUA9	eTPU A channel	0							
		A2			I							
		ი	GPIO188	GPIO	0/1							
189		Ь	EMIOS10	eMIOS channel	0/1	ΗМ	V _{DDEH4}	/WKPCFG	/WKPCFG	AA11	AE13	AE15
	GPI0189	A1	SCKD	DSPI D clock	0							
		A2										
		ი	GPIO189	GPIO	0/1							
190		Ь	EMIOS11	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG	/WKPCFG	AB12	AF13	AB14
	GP10190	A1	SIND	DSPI D data input	_							
		A2										
		ი	GPIO190	GPIO	0/1							
191	EMIOS12_SOUTC_	Ь	EMIOS12	eMIOS channel	0	ЧW	V _{DDEH4}	/WKPCFG		AB13	AF14	AD15
	GP10191	A1	SOUTC	DSPI C data output	0							
		A2		1	I							
		9	GPIO191	GPIO	0/1							
192	EMIOS13_SOUTD_	Ь	EMIOS13	eMIOS channel	0	ΗМ	V _{DDEH4}	/WKPCFG	/WKPCFG	AA12	AE14	AC15
	GPI0192	A1	SOUTD	DSPI D data output	0							
		A2			I							
		ى ت	GPIO192	GPIO	0/1							
193		Ь	EMIOS14	eMIOS channel	0	ΗМ	V _{DDEH4}	/WKPCFG	/WKPCFG	Y12	AC14	AF17
	GP10193	A1	IRQO	External interrupt request	_							
		A2	CNTXD	FlexCAN D transmit	0							
		U	GPIO193	GPIO	0/1							

ม:		3			uc	_с әс	98			Packa	Package Location	ation
04/0I49	Signal Name ²	Ð/A/G	Function ⁴	Function Summary	Directio	Pad Tyr	Voltage	State during RESET ⁷	State after RESET ⁸	324	914	919
194	_IRQ1_	Ч	EMIOS15	eMIOS channel	0	ΗM	V _{DDEH4}	/WKPCFG		Y13	AD14	AE16
	GPI0194	A1	IRQ1	External interrupt request	-							
	-	A2	CNRXD	FlexCAN D receive	_							
		ڻ ا	GPIO194	GPIO	0/1							
195	EMIOS16_ETPUB0_	Ч	EMIOS16	eMIOS channel	0/	ΗM	V _{DDEH4}	/WKPCFG		AB14	AF15	AD16
	GPI0195	A1	ETPUB0	eTPU B channel	0							
	-	A2	FR_DBG[3]	FlexRay debug	0							
		ი	GPIO195	GPIO	0/							
196	EMIOS17_ETPUB1_	Р	EMIOS17	eMIOS channel	0/	ΗM	V _{DDEH4}	/WKPCFG		AA13	AE15	AB15
	GPI0196	A1	ETPUB1	eTPU B channel	0							
	-	A2	FR_DBG[2]	FlexRay debug	0							
		ი	GPIO196	GPIO	0/							
197	EMIOS18_ETPUB2_	Ч	EMIOS18	eMIOS channel	0/	ΗM	V _{DDEH4}	/WKPCFG	-/WKPCFG	W12	AC15	AD17
		A1	ETPUB2	eTPU B channel	0							
		A2	FR_DBG[1]	FlexRay debug	0							
	<u>.</u>	U	GPIO197	GPIO	0/							
198	EMIOS19_ETPUB3_	Ъ	EMIOS19	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		Y14	AD15	AB16
	GPI0198	A1	ETPUB3	eTPU B channel	0							
	<u>.</u>	A2	FR_DBG[0]	FlexRay debug	0							
	-	ڻ ن	GPIO198	GPIO	0/							
199	EMIOS20_ETPUB4_	Ч	EMIOS20	eMIOS channel	0/	ΗM	V _{DDEH4}	/WKPCFG	/WKPCFG	AB15	AF16	AF16
	GPI0188	A1	ETPUB4	eTPU B channel	0							
		A2										
	<u>.</u>	ი	GPIO199	GPIO	0/							

₁่я:		3			uc	96 ₂	9 ^e			Packa	Package Location	ation
GPIO/PC	Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directio	Pad Tyr	Voltage	State during RESET ⁷	State after RESET ⁸	324	914	916
200		Ь	EMIOS21	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		AA14	AE16	AE17
	GPI0200	A1	ETPUB5	eTPU B channel	0							
		A2		1	I							
		G	GPIO200	GPIO	0/1							
201		Р	EMIOS22	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG	-/WKPCFG	W13	AC16	AC16
	GP10201	A1	ETPUB6	eTPU B channel	0							
		A2										
		G	GPIO201	GPIO	0/1							
202	EMIOS23_ETPUB7_	Р	EMIOS23	eMIOS channel	0/1	ΗМ	V _{DDEH4}	/WKPCFG		Y15	AD16	AA16
	GP10202	A1	ETPUB7	eTPU B channel	0							
		A2										
		U	GPIO202	GPIO	0/							
203	EMIOS24_PCSB0_	Ь	EMIOS24	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		AB16	AF17	AC17
	GPI0203	A1	PCSB0	DSPI B peripheral chip select	0/1							
		A2		1								
		G	GPIO203	GPIO	0/1							
204	EMIOS25_PCSB1_	Ч	EMIOS25	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		AA15	AE17	AF18
	GP10204	A1	PCSB1	DSPI B peripheral chip select	0							
		A2										
		G	GPIO204	GPIO	0/1							
432		Р	EMIOS26	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG		Y16	AD17	AE18
	GP10432	A1	PCSB2	DSPI B peripheral chip select	0							
		A2		1								
		G	GPIO432	GPIO	0/							

אי.		ε			uo	96 ₂	9 ⁹		i	Packa	Package Location	ation
GPIO/P(Signal Name ²	Ð/A/9	Function ⁴	Function Summary	Directio	IVT be9	QefloV	State during RESET ⁷	State after RESET ⁸	354	914	916
433		٩	EMIOS27	eMIOS channel	0/1	ΗM	V _{DDEH4}	/WKPCFG	/WKPCFG	W14	AC17	AD18
	GPI0433	A1	PCSB3	DSPI B peripheral chip select	0							
		A2										
		ი	GPIO433	GPIO	0/1							
434	EMIOS28_PCSC0_	٩	EMIOS28	eMIOS channel	0/1	ΗM	V _{DDEH4}	/WKPCFG		AA16	AF18	AC18
	GPI0434	A1	PCSC0	DSPI C peripheral chip select	0/1							
		A2			Ι							
		ი	GPIO434	GPIO	0/1							
435	EMIOS29_PCSC1_	٩	EMIOS29	eMIOS channel	0/1	ΗМ	V _{DDEH4}	/WKPCFG		AA17	AE18	AB17
	GP10435	A1	PCSC1	DSPI C peripheral chip select	0							
		A2										
		ი	GPIO435	GPIO	0/1							
436	EMIOS30_PCSC2_	٩	EMIOS30	eMIOS channel	0/	ΗМ	V _{DDEH4}	/WKPCFG	/WKPCFG	Y17	AD18	AF19
	GP10436	A1	PCSC2	DSPI C peripheral chip select	0							
		A2										
		ს	GPIO436	GPIO	0/1							
437	EMIOS31_PCSC5_	٩	EMIOS31	eMIOS channel	0/1	ΗМ	V _{DDEH4}	/WKPCFG		W15	AC18	AA17
	GP10437	A1	PCSC5	DSPI C peripheral chip select	0							
		A2			I							
		U	GPIO437	GPIO	0/1							
				eQADC								
1	ANAO	٩	ANA0 ¹⁰	eQADC A analog input	-	AE/up- down	V _{DDA_A1}	ANAO	ANAO	A4	A4	A4
1	ANA1	٩	ANA1 ¹⁰	eQADC A analog input	_	AE/up- down	Vdda_a1	ANA1	ANA1	A5	B5	B5
1	ANA2	٩	ANA2 ¹⁰	eQADC A analog input	_	AE/up- down	V _{DDA_A1}	ANA2	ANA2	B5	C5	C5
1												

₁มว		3			uo	₂ әс	9 ⁹	-	i	Packa	Package Location	ation
GPIO/P(Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directi	IVT bs9	96floV	state during RESET ⁷	state after RESET ⁸	354	914	916
Ι	ANA3	д.	ANA3 ¹⁰	eQADC A analog input	-	AE/up- down	V _{DDA_A1}	ANA3	ANA3	B6	D6	D6
Ι	ANA4	д.	ANA4 ¹⁰	eQADC A analog input	-	AE/up- down	V _{DDA_A1}	ANA4	ANA4	A6	A5	A5
Ι	ANA5	д.	ANA5 ¹⁰	eQADC A analog input	-	AE/up- down	Vdda_a1	ANA5	ANA5	A7	B6	B6
Ι	ANA6	Ъ	ANA6 ¹⁰	eQADC A analog input	-	AE/up- down	V _{DDA_A1}	ANA6	ANA6	B7	C6	CG
I	ANAZ	д.	ANA7 ¹⁰	eQADC A analog input	_	AE/up- down	Vdda_a1	ANA7	ANA7	B8	D7	C7
	ANA8	Ч	ANA8	eQADC A analog input		AE	Vdda_a1	ANA8	ANA8	C5	A6	D7
	ANA9	Ь	ANA9	eQADC A analog input	_	AE	V _{DDA_A1}	ANA9	6 VNA	C7	C7	A6
	ANA10	Ь	ANA10	eQADC A analog input	_	AE	Vdda_A1	ANA10	ANA10	CG	B7	B7
	ANA11	Ь	ANA11	eQADC A analog input	_	AE	Vdda_a1	ANA11	ANA11	D6	A7	A7
	ANA12	Р	ANA12	eQADC A analog input	_	AE	V _{DDA_A1}	ANA12	ANA12	D7	D8	D8
	ANA13	Ρ	ANA13	eQADC A analog input	_	AE	V _{DDA_A1}	ANA13	ANA13	C8	C8	C8
	ANA14	Р	ANA14	eQADC A analog input	_	AE	V _{DDA_A1}	ANA14	ANA14	D8	B8	B8
	ANA15	Ь	ANA15	eQADC A analog input	_	AE	Vdda_a1	ANA15	ANA15	A8	A8	A8
	ANA16	Ч	ANA16	eQADC A analog input		AE	Vdda_a1	ANA16	ANA16	60	60	60
I	ANA17	Ь	ANA17	eQADC A analog input	_	AE	Vdda_A1	ANA17	ANA17	C3	60	C9
	ANA18	Ь	ANA18	eQADC A analog input	_	AE	Vdda_a1	ANA18	ANA18	D10	D10	D10
	ANA19	Ч	ANA19	eQADC A analog input		AE	Vdda_a1	ANA19	ANA19	C10	C10	C10
	ANA20	Ь	ANA20	eQADC A analog input	_	AE	Vdda_a1	ANA20	ANA20	D11	D11	D11
	ANA21	Р	ANA21	eQADC A analog input	_	AE	V _{DDA_A1}	ANA21	ANA21	C11	C11	C11
	ANA22	Ь	ANA22	eQADC A analog input	_	AE	V _{DDA_A1}	ANA22	ANA22	D12	D12	C12
I	ANA23	Ь	ANA23	eQADC A analog input	_	AE	Vdda_A1	ANA23	ANA23	C12	C12	D12
	AN24	Ь	AN24	eQADC A and B shared analog input	_	AE	V _{DDA_A0}	AN24	AN24	I	B12	B12
	AN25	Р	AN25	eQADC A and B shared analog input	_	AE	V _{DDA_A0}	AN25	AN25	Ι	D13	C13
	AN26	٩	AN26	eQADC A and B shared analog input	-	AE	V _{DDA_A0}	AN26	AN26	I	C13	D13

св₁		⁴ ع			uo	be ₂	9 ^ə		Stoto	Pack	Package Location	ation
9/019	Signal Name ²	D/A/9	Function ⁴	Function Summary	Directi	Vad Ty	gefloV	State during RESET ⁷	after RESET ⁸	324	914	916
	AN27	Ь	AN27	eQADC A and B shared analog input	-	AE	V _{DDA_A0}	AN27	AN27		B13	B13
	AN28	Ч	AN28	eQADC A and B shared analog input	-	AE	Vdda_a0	AN28	AN28	Ι	A13	A13
	AN29	Ч	AN29	eQADC A and B shared analog input	_	AE	V _{DDA_A0}	AN29	AN29		B14	A14
	AN30	Р	AN30	eQADC A and B shared analog input	-	AE	V _{DDA_B1}	AN30	AN30	Ι	C14	B14
	AN31	Ч	AN31	eQADC A and B shared analog input	-	AE	V _{DDA_B1}	AN31	AN31	I	D14	C14
	AN32	Ч	AN32	eQADC A and B shared analog input	-	AE	V _{DDA_B1}	AN32	AN32	I	A14	B15
	AN33	Ь	AN33	eQADC A and B shared analog input	-	AE	V _{DDA_B0}	AN33	AN33	I	B15	D14
	AN34	Ч	AN34	eQADC A and B shared analog input		AE	V _{DDA_B0}	AN34	AN34		C15	C15
	AN35	Ч	AN35	eQADC A and B shared analog input	-	AE	V _{DDA_B0}	AN35	AN35	I	D15	D15
	AN36	Ч	AN36	eQADC A and B shared analog input	_	AE	V _{DDA_B1}	AN36	AN36		A15	A15
	AN37	Ч	AN37	eQADC A and B shared analog input	_	AE	V _{DDA_B0}	AN37	AN37		C16	C17
	AN38	Ч	AN38	eQADC A and B shared analog input	-	AE	V _{DDA_B0}	AN38	AN38		C17	D16
	AN39	Ч	AN39	eQADC A and B shared analog input	_	AE	V _{DDA_B0}	9039	AN39		D16	C16
I	ANBO	Ъ	ANBO	eQADC B analog input	-	AE/up- down	V _{DDA_B0}	ANBO	ANBO	B15	C18	C18
Ι	ANB1	4	ANB1	eQADC B analog input	-	AE/up- down	V _{DDA_B0}	ANB1	ANB1	B16	D17	D17
Ι	ANB2	ط	ANB2	eQADC B analog input	-	AE/up- down	V _{DDA_B0}	ANB2	ANB2	A17	D18	D18
	ANB3	٩	ANB3	eQADC B analog input	-	AE/up- down	V _{DDA_B0}	ANB3	ANB3	A18	D19	D19
Ι	ANB4	Ч	ANB4	eQADC B analog input	-	AE/up- down	V _{DDA_} B0	ANB4	ANB4	B17	C19	B19
I	ANB5	٩	ANB5	eQADC B analog input	-	AE/up- down	V _{DDA_B0}	99NB	ANB5	B18	C20	A20
	ANB6	٩	ANB6	eQADC B analog input	-	AE/up- down	V _{DDA_B0}	ANB6	ANB6	A19	B19	C20
	ANB7	Р	ANB7	eQADC B analog input	-	AE/up- down	V _{DDA_B0}	ANB7	ANB7	A20	A20	C19
	ANB8	Ч	ANB8	eQADC B analog input	_	AE	V _{DDA_B0}	ANB8	ANB8	D13	B20	B20

≀ุяว		<u>ع</u>			uo	96 ₂	9 ⁹		č	Packa	Package Location	ation
GPIO/P	Signal Name ²	Ð\A\G	Function ⁴	Function Summary	Directi	VT be9	gefloV	state during RESET ⁷	otate after RESET ⁸	324	914	919
	ANB9	٩	ANB9	eQADC B analog input		AE	V _{DDA_B0}	ANB9	ANB9	C14	D20	A21
	ANB10	٩	ANB10	eQADC B analog input	_	AE	V _{DDA_B0}	ANB10	ANB10	C13	B21	B21
	ANB11	٩	ANB11	eQADC B analog input		AE	V _{DDA_B0}	ANB11	ANB11	C15	A21	C21
	ANB12	٩.	ANB12	eQADC B analog input	_	AE	V _{DDA_B0}	ANB12	ANB12	C16	C21	A22
	ANB13	٩.	ANB13	eQADC B analog input		AE	V _{DDA_B0}	ANB13	ANB13	D14	D21	B22
	ANB14	٩	ANB14	eQADC B analog input		AE	V _{DDA_B0}	ANB14	ANB14	C17	A22	D20
	ANB15	٩.	ANB15	eQADC B analog input	_	AE	V _{DDA_B0}	ANB15	ANB15	D15	B22	C22
	ANB16	٩	ANB16	eQADC B analog input		AE	V _{DDA_B0}	ANB16	ANB16	C18	C22	D21
	ANB17	٩	ANB17	eQADC B analog input	-	AE	V _{DDA_B0}	ANB17	ANB17	D16	A23	D22
	ANB18	٩.	ANB18	eQADC B analog input	_	AE	V _{DDA_B0}	ANB18	ANB18	D17	B23	A23
	ANB19	٩.	ANB19	eQADC B analog input		AE	V _{DDA_B0}	ANB19	ANB19	B19	C23	B23
	ANB20	٩.	ANB20	eQADC B analog input	_	AE	V _{DDA_B0}	ANB20	ANB20	C19	D22	C23
	ANB21	٩	ANB21	eQADC B analog input	_	AE	V _{DDA_B0}	ANB21	ANB21	D18	A24	A24
	ANB22	٩.	ANB22	eQADC B analog input	_	AE	V _{DDA_B0}	ANB22	ANB22	A21	B24	B24
	ANB23	٩	ANB23	eQADC B analog input		AE	V _{DDA_B0}	ANB23	ANB23	B20	A25	E20
	VRH_A	٩.	VRH_A	ADC A Voltage reference high	_	VDDINT	V _{RH_A}	VRH_A	VRH_A	A10	A12	A12
	VRL_A	٩.	VRL_A	ADC A Voltage reference low		VSSINT	V _{RL_A}	VRL_A	VRL_A	A11	A11	A11
Ι	VRH_B	٩	VRH_B	ADC B Voltage reference high	_	VDDINT	V _{RH_B}	NRH_B	VRH_B	A16	A19	A19
I	VRL_B	Ъ	VRL_B	ADC B Voltage reference low	_	VSSINT	V_{RL_B}	VRL_B	VRL_B	A15	A18	A18
Ι	REFBYPCB	٩	REFBYPCB	ADC B Reference bypass capacitor	_	AE	V _{DDA_B0}	REFBYPCB	REFBYPCB	B12	B18	B18
Ι	REFBYPCA	٩	REFBYPCA	ADC A Reference bypass capacitor	_	AE	V _{DDA_A1}	REFBYPCA	REFBYPCA	B11	B11	B11
	VDDA_A0	٩	VDDA_A	Internal logic supply input	_	VDDE	V _{DDA_A0}	VDDA_A0	VDDA_A0	A9	A9	A9
Ι	VDDA_A1	٩	VDDA_A	Internal logic supply input	_	VDDE	V _{DDA_A1}	VDDA_A1	VDDA_A1	6 8	B9	B9
	REFBYPCA1	Ъ	REFBYPCA1	ADC A Reference bypass capacitor	-	AE	V _{DDA_A1}	REFBYPCA1	REFBYPCA1	A12	A10	A10
Ι	VSSA_A1	Ъ	VSSA_A	Ground	_	VSSE	V _{SSA_A1}	VSSA_A1	VSSA_A1	B10	B10	B10
	VDDA_B0	٩	VDDA_B	Internal logic supply input	-	VDDE	V _{DDA_B0}	VDDA_B0	VDDA_B0	A13	A16	A16
	VDDA_B1	٩	VDDA_B	Internal logic supply input	-	VDDE	V _{DDA_B1}	VDDA_B1	VDDA_B1	B13	B16	B16

OpenDimSignal Manus'FunctionsEurocianEurocianEurocianState duringState durin	۲яс		3			uo	9€2		-		Packa	Package Location	ation
WSSA.B0 P VSSA.B0 P VSSA.B0 P SSA.B0 B14 B17 REEYYCB1 P REEYYCB1 ACC B Reference bygass capacitor 1 AC Voo.s.a. REFBYCB1 AI AI AI FKATX F FKATX FerRYCB1 ACC B Reference bygass capacitor 1 AC Voo.s.a. REFBYCB1 AI AI AI FKATX F FVATX FerRYCB1 F Voo.s.a. F Voo.s.a. F AI AI AI F F C Coo.s.a. 1 C Coo.s.a. F AI AI AI A C C COO COO C COO C COO AI AI AI A C C C COO C COO C C COO C C C AI AI A C C COO C C	GPIO/P(Signal Name ²	9/A/9		Function Summary	Directi	IVT bs9		state during RESET ⁷		324	914	919
	Ι	VSSA_B0	٩	VSSA_B	Ground	-	VSSE	V _{SSA_B0}	VSSA_B0	VSSA_B0	B14	B17	B17
FRA_TK P FRA_TX FekRay A tantiet 0 FS Vocs /Up P T-/Up Voc /Up Voc /Up Voc AT AT AT AT AT FRA_TX FrA		REFBYPCB1	٩	REFBYPCB1	ADC B Reference bypass capacitor	_	AE	V _{DDA_B0}	REFBYPCB1	REFBYPCB1	A14	A17	A17
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					FlexRay								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	248		٩	FR_A_TX	FlexRay A transfer	0	FS	V _{DDE2}	dn/—		Υ5	AD4	AD4
$ \begin{array}{l lllllllllllllllllllllllllllllllllll$		GP10248	A1		1				(-/- TOT REV.1 OT the device)	-			
$ \begin{array}{l l l l l l l l l l l l l l l l l l l $			A2										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			ი	GPIO248	GPIO	0/							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	249		٩	FR_A_RX	FlexRay A receive	-	FS	V _{DDE2}	dn/—		AA4	AE3	AE3
$ \begin{array}{c ccccc} & \mu_{2} && -& -& -& -& -& -& -& -& -& -& -&$		GPIO249	A1						(-/- Tor Kev.1 of the device)				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			A2										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			ი	GPIO249	GPIO	0/							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	250		٩	FR_A_TX_EN	FlexRay A transfer enable	0	FS	V _{DDE2}	dn/		AB3	AF3	AF3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		GP10250	A1						(-/-TOT REV.T OT the device)				
$ \begin{array}{c ccccc} FR_BTX & FR_TBTX & FR_TTTX & FR_TTT$			A2										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			ს	GPIO250	GPIO	0/							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	251	FR_B_TX	٩	FR_B_TX	FlexRay B transfer	0	FS	V _{DDE2}	dn/—		Y6	AD5	AD5
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		GPI0251	A1						(-/- tor Kev.1 of the device)				
G GPI0251 GPI0 I/O I/O A A A FR_B_RX P FR_B_RX FexRay Breceive I FS VDD2 -/Up -/Up AAS AE4 A1			A2										
FR_B_RX_ P FR_B_RX FlexRay B receive I FS V _{DDE2} -/Up -/Up A45 AE4 GPI0252 A1			ი	GPI0251	GPIO	0/							
A1 the device) A2 the device) the device) G GPIO252 GPIO I/O I/O 1/O	252		4	FR_B_RX	FlexRay B receive	-	FS	V _{DDE2}	dn/—		AA5	AE4	AE4
— — — — — — — — — — — — — — — — — — —		GP10252	A1		1				(-/- TOT REV. 1 OT the device)				
GPIO252 GPIO			A2		1	I							
			ი	GPI0252	GPIO	0/1							

₁่ระ		ε			uc	96 ₂	9 [€]			Packa	Package Location	ation
04/0145	Signal Name ²	Ð\A\G	Function ⁴	Function Summary	Directio	Pad Typ	obstloV	State during RESET ⁷	State after RESET ⁸	324	914	916
253	_	Ь	FR_B_TX_EN	FlexRay B transfer enable	0	FS	V _{DDE2}	dn/		AB5	AF4	AF4
	GP10253	A1		1				(–/–for Rev.1 of the device)	(-/- for Rev.1 of the device)			
		A2		1								
		G	GP10253	GPIO	0/1							
				FlexCAN								
83	<u> </u>	٩	CNTXA	FlexCAN A transmit	0	ΗМ	V _{DDEH4}	dN/—	dN/—	AB17	AF19	AE19
	GPI083	A1	TXDA	eSCI A transmit	0							
		A2										
		G	GPIO83	GPIO	0/1							
84	CNRXA_RXDA_	Ч	CNRXA	FlexCAN A receive	-	ΗM	V _{DDEH4}	dN/—	dN/—	AA18	AE19	AD19
	GPI084	A1	RXDA	eSCI A receive	-							
		A2										
		G	GPIO84	GPIO	0/1							
85		Р	CNTXB	FlexCAN B transmit	0	НМ	V _{DDEH4}	dN/—	dN/—	Y18	AD19	AC19
	GPI085	A1	PCSC3	DSPI C peripheral chip select	0							
		A2										
		G	GPIO85	GPIO	0/1							
86		Ч	CNRXB	FlexCAN B receive	_	ΗМ	V _{DDEH4}	dN/—	dN/—	W18	AC19	AA19
	GP1086	A1	PCSC4	DSPI C peripheral chip select	0							
		A2										
		U	GPIO86	GPIO	0/1							
87	CNTXC_PCSD3_	Ъ	CNTXC	FlexCAN C transmit	0	ΗМ	V _{DDEH4}	dN/—	dN/—	W16	AF20	AF20
	GP1087	A1	PCSD3	DSPI D peripheral chip select	0							
		A2										
		G	GPIO87	GPIO	0/1							
											ļ	

¹ Я:		ε			uc	өс ₂	9€			Packa	Package Location	ation
04/0149	Signal Name ²	Ð/A/G	Function ⁴	Function Summary	Directio	Pad Tyr	voltage	State during RESET ⁷	State after RESET ⁸	324	914	916
88	CNRXC_PCSD4_	٩	CNRXC	FlexCAN C receive	-	ΗM	V _{DDEH4}	dn/—	dn/—	W17	AE20	AE20
	GPIO88	A1	PCSD4	DSPI D peripheral chip select	0							
		A2	1	1								
		Ċ	GPIO88	GPIO	0/							
246	CNTXD_	٩	CNTXD	FlexCAN D transmit	0	ΗМ	V _{DDEH4}	dN/—	dn/—	AB21	AD20	AD20
	GP10246	A1		1								
		A2	1									
		Ċ	GPIO246	GPIO	0/							
247	CNRXD_	٩	CNRXD	FlexCAN D receive	-	ΗМ	V _{DDEH4}	dn/—	dn/—	Y19	AC20	AC20
	GP10247	A1		1								
		A2		1		1						
		U	GPIO247	GPIO	0/							
				eSCI								
89	TXDA	٩	TXDA	eSCI A transmit	0	ΗМ	V _{DDEH1}	dn/—	dn/—	1	M2	K2
	GPIO89	A1		1								
		A2		1	1							
		ს	GPIO89	GPIO	0							
06	RXDA	٩	RXDA	eSCI A receive	_	ΗМ	V _{DDEH1}	dN/—	dN/—	Ι	M3	K3
	GFIOSO	A1		-	Ι							
		A2		1								
		ი	GP1090	GPIO	-							
91	TXDB_PCSD1_	٩	TXDB	eSCI B transmit	0	ΗM	V _{DDEH1}	dn/—	dn/—	I	P	K1
	GPIO91	A1	PCSD1	DSPI D peripheral chip select	0							
		A2		1		1						
		ი	GP1091	GPIO	0/							

יא:		ε			uc	өс ₂	9€			Packa	Package Location	cation
)q\0Iq£	Signal Name ²	Ð/A/9	Function ⁴	Function Summary	Directio	Pad Tyr	Voltage	State during RESET ⁷	State after RESET ⁸	324	914	919
92	RXDB_PCSD5_	٩	RXDB	eSCI B receive	-	ΗМ	V _{DDEH1}	dN/—	dN/—	I	۲	L5
	GP1092	A1	PCSD5	DSPI D peripheral chip select	0							
		A2		1								
		U	GP1092	GPIO	0/							
244		٩.	TXDC	eSCI C transmit	0	ΗМ	V _{DDEH4}	dN/—	dn/—	Ι	AF23	AF23
	GPI0244	A1	ETRIGO	eQADC trigger input	-							
		A2		1								
		U	GPIO244	GPIO	0/							
245	RXDC_	٩	RXDC	eSCI C receive	_	ΗM	V _{DDEH5}	dN/—	dU/—	I	AD22	AD22
	GP10245	A1										
		A2										
		ს	GPIO245	GPIO	0							
				DSPI								
93	SCKA_PCSC1_	٩	SCKA	DSPI A clock	0]	ΗW	V _{DDEH3}	dN/—	dN/—	77	AD8	AB8
	GPI093	A1	PCSC1	DSPI C peripheral chip select	0							
		A2										
		ი	GPI093	GPIO	0							
94	SINA_PCSC2_	Ч	SINA	DSPI A data input	_	ΗМ	^V рренз	dn/—	dn/—	AA7	AF7	AE7
	GPI094	A1	PCSC2	DSPI C peripheral chip select	0							
_		A2										
		U	GPI094	GPIO	0]							
95	SOUTA_PCSC5_	٩	SOUTA	DSPI A data output	0	ΗМ	V _{DDEH3}	dN/—	dn/—	AB7	AD7	AC7
	GP1095	A1	PCSC5	DSPI C peripheral chip select	0							
		A2										
		ი	GP1095	GPIO	0							

₁่Я:		3			uc	өс ₂	9 ⁶			Packa	Package Location	ation
GPIO/PC	Signal Name ²	Ð/A/G	Function ⁴	Function Summary	Directio	Pad Typ	Voltage	State during RESET ⁷	State after RESET ⁸	324	914	916
96	PCSA0_PCSD2_	Ч	PCSA0	DSPI A peripheral chip select	0/1	ΗM	V _{DDEH3}	dn/—	dn/—	AB6	AE6	AD6
	GPI096	A1	PCSD2	DSPI D peripheral chip select	0							
		A2										
		ڻ ا	GP1O96	GPIO	0/1							
97	PCSA1_	Ъ	PCSA1	DSPI A peripheral chip select	0	ΗW	V _{DDEH3}	dU/—	dN/—		AC6	AC6
	GPIO97	A1										
		A2		1								
		ი	GPIO97	GPIO	0/1	•						
98	PCSA2_	Р	PCSA2	DSPI A peripheral chip select	0	ΗM	V _{DDEH3}	dn/—	dN/—	I	AC7	AF6
	GPIO98	A1										
		A2										
		U	GPI098	GPIO	0/1							
66	PCSA3_	Ь	PCSA3	DSPI A peripheral chip select	0	ΗM	V _{DDEH3}	dn/—	dŊ/—	I	AE7	AD7
	GPIO39	A1										
		A2										
		U	GP1O99	GPIO	0/1							
100	PCSA4_	Ъ	PCSA4	DSPI A peripheral chip select	0	ΗW	V _{DDEH3}	dn/—	dN/—	I	AE5	AE5
		A1		1								
		A2										
		ს	GPIO100	GPIO	0/1							
101		Ъ	PCSA5	DSPI A peripheral chip select	0	ΗМ	V _{DDEH3}	dn/—	dN/—	AA6	AD6	AA8
		A1	ETRIG1	eQADC trigger input	_							
		A2		1	Ι							
		U	GPI0101	GPIO	0/1							

Original kinands Function Function kinands Functic kinands Functic kinands	¹ אכ		3			uc	90 29	9 ⁸			Packa	Package Location	ation
	04/0I49	Signal Name ²	Ð/A/G	Function ⁴	Function Summary	Directio	lyT be9	Voltage		afte	354	914	916
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	102		Ч	SCKB	DSPI B clock	0/1	ΗM	^V рренз	dn/—	dN/—	Y8	AE8	AC8
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		GPI0102	A1										
SNBGGPO102GPOGPONSNBPSNBDSPIB data input1MHVobeH3 VOP VOP GPO103M $VOP-$			A2										
			ს		GPIO	0/1							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	103		Ч	SINB	DSPI B data input	-	ΗM	^V рренз	dN/—	dN/—	AA8	AE9	AB9
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		GPI0103	A1										
			A2										
			ს	GPIO103	GPIO	0/1							
$ \begin{array}{c ccccc} & 1 & - & - & - & - & - & - & - & - & -$	104		٩	SOUTB	DSPI B data output	0	ΗM	V _{DDEH3}	dN/—	dN/—	AB8	AF9	AA10
$ \begin{array}{c ccccc} & 1 & - & - & - & - & - & - & - & - & -$		GP10104	A1										
$ \begin{array}{c ccccc} F & F & F & F \\ F & F & F & F \\ F & F &$			A2										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			U	GPIO104	GPIO	0/1							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	105		Ч	PCSB0	DSPI B peripheral chip select	0/1	ΗM	V _{DDEH3}	dn/—	dn/—	<u>ү9</u>	AD9	AF8
$ \begin{array}{c cccc} A2 & - & - & - & - & - \\ \hline 6 & GPIO105 & GPIO \\ \hline A1 & PCSB1 \\ \hline A1 & PCSD0 & DSP1 & Peripheral chip select & 0 & MH & V_{DDEH3} & -/Up & - \\ \hline A2 & - & - & - & - & - & - \\ \hline A2 & - & - & - & - & - & - & - \\ \hline A2 & - & - & - & - & - & - & - \\ \hline A1 & SOUTC & P & PCSB2 & DSP1 & Peripheral chip select & 10 & MH & V_{DDEH3} & -/Up & - \\ \hline A2 & - & - & - & - & - & - \\ \hline A1 & SOUTC & DSP1 & Deripheral chip select & 0 & MH & V_{DDEH3} & -/Up & - \\ \hline A2 & - & - & - & - & - & - \\ \hline A2 & - & - & - & - & - & - \\ \hline A2 & - & - & - & - & - & - \\ \hline A2 & GPIO107 & GPIO & GPIO & 0 & MH & V_{DDEH3} & -/Up & - \\ \hline A2 & - & - & - & - & - & - \\ \hline A3 & GPIO107 & GPIO & 0 & MH & V_{DDEH3} & -/Up & - \\ \hline A4 & SOUTC & DSP1 & Cata output & 0 & - \\ \hline A4 & SOUTC & DSP1 & Cata output & 0 & - \\ \hline A4 & SOUTC & DSP1 & Cata output & 0 & - \\ \hline A4 & SOUTC & DSP1 & GPIO & - & - & - \\ \hline A4 & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - & - & - \\ \hline A4 & - & - & - & - & - & - & - & - & - & $		GPI0105	A1	PCSD2	DSPI D peripheral chip select	0							
$ \begin{array}{c cccc} \mbox{FCSB1} \mbox{PCSB1} \mbox{PCSB2} \mbox$			A2			I							
$ \begin{array}{c cccc} \mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB1}\mbox{PCSB2}\mbox{PCSD1}\mbox{PCSD2}\mbox$			U		GPIO	0/1							
A1 PCSD0 DSPI D peripheral chip select I/O A2	106		٩	PCSB1	DSPI B peripheral chip select	0	ΗM	^V рренз	dN/—	dN/—	I	AC9	AE8
A2 B C G GP1016 GP10 GP10 I/O PCSB2_SOUTC_ P PCSB2 DSPI B peripheral chip select 0 MH V_DDEH3 /Up A1 SOUTC DSPI C data output 0 M V /Up /Up /Up A2 /Up		GP10106	A1	PCSD0	DSPI D peripheral chip select	0/							
G GP10106 GP10 I/O I/O I/O PCSB2_SOUTC_ P PCSB2 DSP1 B peripheral chip select 0 MH VDDEH3 -/Up A1 SOUTC DSP1 C data output 0 MH VDDEH3 -/Up A2 G GP10107 10 10			A2										
PCSB2_SOUTC_ P PCSB2 DMH VDEH3 GPI0107 A1 SOUTC DSPI B peripheral chip select O MH VDEH3 A1 SOUTC DSPI C data output O M VDEH3 -/Up A2 G GPI0107 GPI0 I/O I/O			ს	GPIO106	GPIO	0/1							
A1 SOUTC DSPI C data output A2 — — G GPI0107 GPI0	107		٩	PCSB2	DSPI B peripheral chip select	0	ΗM	V _{DDEH3}	dn/—	dN/—	W7	AF8	AD8
GPIO		GPI0107	A1	SOUTC	DSPI C data output	0							
GPIO107 GPIO			A2		1	I							
			U		GPIO	0/1							

₁่ระ		3			uc	96 ₂	9 ⁶			Packa	Package Location	cation
Oq\OId Đ	Signal Name ²	Ð\A\G	Function ⁴	Function Summary	Directio	Pad Typ	Voltage	State during RESET ⁷	State after RESET ⁸	324	914	919
108		٩	PCSB3	DSPI B peripheral chip select	0	ΗM	V _{DDEH3}	dn/—	dU/—	I	AD10	AC9
	GP10108	A1	SINC	DSPI C data input	_							
		A2										
		ი	GPIO108	GPIO	0/1							
109	PCSB4_SCKC_	٩	PCSB4	DSPI B peripheral chip select	0	ΗМ	V _{DDEH3}	dn/—	dN/—	I	AC8	AF7
	GPI0109	A1	SCKC	DSPI C clock	0/1							
		A2	1									
		ი	GPIO109	GPIO	0/1							
110	PCSB5_PCSC0_	٩	PCSB5	DSPI B peripheral chip select	0	ΗM	V _{DDEH3}	dn/—	dU/—	I	AF6	AE6
	GPI0110	A1	PCSC0	DSPI C peripheral chip select	0/1							
		A2										
		ს	GPIO110	GPIO	0/1							
235	SCKC_SCK_C_LVDSP_	٩	sckc	DSPI C clock	0/1	HH+	V _{DDEH4}	dn/—	dn/—	AA19	AD21	AD21
	GP10235	A1	SCK_C_LVDSP	LVDS+ downstream signal positive output clock	0	LVUS						
		A2										
		ი	GPIO235	GPIO	0/1							
236		٩	SINC	DSPI C data input	_	+HM	V _{DDEH4}	dn/—	dN/—	AA20	AE22	AE22
	GP10236	A1	SCK_C_LVDSM	LVDS- downstream signal negative output clock	0	LVUS						
		A2										
		U	GPIO236	GPIO	0/1							
237	SOUTC_SOUT_C_LVDSP_	٩	SOUTC	DSPI C data output	0	HH+	V _{DDEH4}	dN/—	dN/—	AB18	AF21	AF21
	GP10237	A1	SOUT_C_LVDSP	LVDS+ downstream signal positive output data	0	LVUS						
		A2										
		ი	GP10237	GPIO	0/1							

MH+ VolteH4 VolteH4 VolteH4 VolteH4 VolteH4 VolteH4 VolteH4/Up							dn/	dŋ/	dn/	dn/ dn/ dn/	dŋ dŋ dŋ dŋ l	dn/ dn/ dn/	dn/ dn/ dn/	dn/ dn/ dn/	dn/
	Voder			山 山 山		수 우 우 우 우 우 우 우 우 우 우 우 우 우 우 우 우 우 우 우	추 · · · · · · · · · · · · · · · · · · ·	4 4 ô ô	4 Å Å Å Å	4 4 ở ở ở	4 4 δ δ δ	4 δ δ δ	초 č č č č	4 6 6 6	4 δ δ δ δ 6 6 6 6 6
Η¥	HW														
GPIO DSPI C peripheral chip select	C peripheral chip select	C peripheral chip select	C peripheral chip select	C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select
DSPI C peripheral chip select	DSPI C peripheral chip select GPIO DSPI C peripheral chip select	DSPI C peripheral chip select	DSPI C peripheral chip select GPIO GPIO DSPI C peripheral chip select	DSPI C peripheral chip select	DSPI C peripheral chip select GPIO GPIO DSPI C peripheral chip select BSPI C peripheral chip select DSPI C peripheral chip select	DSPI C peripheral chip select - - - GPIO GPIO DSPI C peripheral chip select - DSPI C peripheral chip select	DSPI C peripheral chip select GPIO DSPI C peripheral chip select DSPI C peripheral chip select	DSPI C peripheral chip select GPIO GPIO DSPI C peripheral chip select CPIO BSPI C peripheral chip select CPIO BSPI C peripheral chip select	DSPI C peripheral chip select - - - GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select - - DSPI C peripheral chip select - <	DSPI C peripheral chip select - - - - - - - - - - - - - - - - DSPI C peripheral chip select - <td>DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select CPIO GPIO GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select CPIO DSPI C peripheral chip select </td> <td>DSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select </td> <td>DSPI C peripheral chip select - - GPIO GPIO GPIO BSPI C peripheral chip select - - - - - - - - BSPI C peripheral chip select - <td>DSPI C peripheral chip select -</td><td>DSPI C peripheral chip select -</td></td>	DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select CPIO GPIO GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select CPIO DSPI C peripheral chip select	DSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select	DSPI C peripheral chip select - - GPIO GPIO GPIO BSPI C peripheral chip select - - - - - - - - BSPI C peripheral chip select - <td>DSPI C peripheral chip select -</td> <td>DSPI C peripheral chip select -</td>	DSPI C peripheral chip select -	DSPI C peripheral chip select -
					GPIO GPIO DSPI C peripheral chip select GPIO BSPI C peripheral chip select	GPIO GPIO DSPI C peripheral chip select <th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th> GPIO GPIO DSPI C peripheral chip select GPIO BSPI C peripheral chip select </th><th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th>- - GPIO GPIO BSPI C peripheral chip select - - - BSPI C peripheral chip select -</th><th> GPIO GPIO BSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th> GPIO GPIO BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select </th><th> <th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO Control Control<th></th></th></th></th></th></th>	GPIO GPIO DSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th> GPIO GPIO DSPI C peripheral chip select GPIO BSPI C peripheral chip select </th> <th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th>- - GPIO GPIO BSPI C peripheral chip select - - - BSPI C peripheral chip select -</th><th> GPIO GPIO BSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th> GPIO GPIO BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select </th><th> <th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO Control Control<th></th></th></th></th></th>	GPIO GPIO DSPI C peripheral chip select GPIO BSPI C peripheral chip select	GPIO GPIO DSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th>- - GPIO GPIO BSPI C peripheral chip select - - - BSPI C peripheral chip select -</th> <th> GPIO GPIO BSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th> GPIO GPIO BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select </th><th> <th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO Control Control<th></th></th></th></th>	- - GPIO GPIO BSPI C peripheral chip select - - - BSPI C peripheral chip select -	GPIO GPIO BSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select <th> GPIO GPIO BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select </th> <th> <th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO Control Control<th></th></th></th>	GPIO GPIO BSPI C peripheral chip select BSPI C peripheral chip select BSPI C peripheral chip select	<th> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO Control Control<th></th></th>	GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO Control Control <th></th>	
				GPIO BSPI C peripheral chip select	GPIO GPIO DSPI C peripheral chip select GPIO BSPI C peripheral chip select	GPIO BSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select DSPI C peripheral chip select	GPIO BSPI C peripheral chip select CPIO GPIO DSPI C peripheral chip select	GPIO BSPI C peripheral chip select GPIO DSPI C peripheral chip select BSPI C peripheral chip select	GPIO BSPI C peripheral chip select GPIO GPIO BSPI C peripheral chip select DSPI C peripheral chip select	GPIO BSPI C peripheral chip select GPIO BSPI C peripheral chip select BSPI C peripheral chip select	GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO GPIO BSPI C peripheral chip select CPIO BSPI C peripheral chip select DSPI C peripheral chip select </td <td> GPIO BSPI C peripheral chip select BSPI C peripheral chip select <t< td=""><td> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select CPIO DSPI C peripheral chip select </td><td> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO BSPI C peripheral chip select GPIO GPIO GPIO GPIO BSPI C peripheral chip select <!--</td--><td> GPIO BSPI C peripheral chip select -</td></td></t<></td>	GPIO BSPI C peripheral chip select BSPI C peripheral chip select <t< td=""><td> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select CPIO DSPI C peripheral chip select </td><td> GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO BSPI C peripheral chip select GPIO GPIO GPIO GPIO BSPI C peripheral chip select <!--</td--><td> GPIO BSPI C peripheral chip select -</td></td></t<>	GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO DSPI C peripheral chip select CPIO DSPI C peripheral chip select	GPIO GPIO DSPI C peripheral chip select GPIO GPIO GPIO GPIO GPIO BSPI C peripheral chip select GPIO GPIO GPIO GPIO BSPI C peripheral chip select </td <td> GPIO BSPI C peripheral chip select -</td>	GPIO BSPI C peripheral chip select -
GPIO	GPIO DSPI C peripheral chip select	GPIO DSPI C peripheral chip select —	C peripheral chip select	C peripheral chip select	C peripheral chip select	C peripheral chip select	C peripheral chip select	C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select	C peripheral chip select C peripheral chip select C peripheral chip select C peripheral chip select
	0	o	0	C peripheral chip select 0	C peripheral chip select 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C peripheral chip select 0	C peripheral chip select 0 C peripheral chip sel	C peripheral chip select 0 C peripheral chip select 0 C peripheral chip select 0 1/0 C peripheral chip select 1 1/0	C peripheral chip select 0 C	C peripheral chip select 0 C	C peripheral chip select 0 C	C peripheral chip select 0 Peripheral chip select 1 C peripheral chip select 0	C peripheral chip select 0	C peripheral chip select 0	C peripheral chip select 0

	-											
۲ЯЭ¢		e3			uoi	/be ₂	996	State during	State	Packa	Package Location	cation
GPIO/P	Signal Name [∠])/A\q	Function ⁴	Function Summary	Direct	(T bsq	jetloV	RESET	after RESET ⁸	354	914	919
				EBI								
256	D_CS0_	Ч	D_CS0	EBI chip select 0	0	ш	V _{DDE9}	dn/—	dn/—	I	I	AD9
	GF10230	A1		1								
		A2		1								
		Ċ	GP10256	GPIO	0/							
257	1	Ч	D_CS2	EBI chip select 2	0	ш	V _{DDE8}	dN/—	dN/—			IJ
	1970797	A1	D_ADD_DAT31	EBI data only in non-mux mode. Address and data in mux mode.	0/							
		A2		1								
		ს	GPIO257	GPIO	0/1							
258	D_CS3_D_TEA_	Ч	D_CS3	EBI chip select 3	0	ш	V _{DDE8}	dn/—	dN/—	I	I	T6
	GP10258	A1	D_TEA	EBI transfer error acknowledge	_							
		A2		1								
		ს	GP10258	GPIO	0/1							
259		Ч	D_ADD12	EBI address bus	<u>0</u>	ш	V _{DDE8}	dN/—	dN/—	1	I	R1
	GF10238	A1		1								
		A2		1								
		ს	GP10259	GPIO	0/1							
260	D_ADD13_	Ч	D_ADD13	EBI address bus	0/1	ш	V _{DDE8}	dN/—	dN/—	I	Ι	R2
		A1	-	Ι								
		A2		1	I							
		ს	GPIO260	GPIO	0/							
261	D_ADD14_	Ч	D_ADD14	EBI address bus	0/1	ц	V _{DDE8}	dn/—	dn/—	Ι	Ι	R3
		A1		1	I							
		A2	-	-								
		ი	GPIO261	GPIO	O/I							

	1			u	6 ₂	9			Packa	Package Location	ation
Signal Name ²	°9\A\G	Function ⁴	Function Summary	rectio	d Typ	əbstlo	State during RESET ⁷	State after RESET ⁸	74	91	91
	4			ID	вq	M			33	4	2
D_ADD15_	٩.	D_ADD15	EBI address bus	0/	ш	V _{DDE8}	dN/—	dn/—			R4
GP10262	A1		1	I							
	A2		1	I							
	ი	GPIO262	GPIO	0/							
D_ADD16_D_ADD_DAT16_	ط	D_ADD16	EBI address bus	0/	ш	V _{DDE8}	dN/—	dn/—			R5
GPI0263	A1	D_ADD_DAT16	EBI data only in non-mux mode. Address and data in mux mode.	0/							
	A2										
	ი	GPIO263	GPIO	0/							
D_ADD17_D_ADD_DAT17_	٩	D_ADD17	EBI address bus	0	ш	V _{DDE8}	dN/—	dn/—			Т5
GP10264	A1	D_ADD_DAT17	EBI data only in non-mux mode. Address and data in mux mode.	<u>0/</u>							
	A2			I							
	ს	GPIO264	GPIO	0/							
D_ADD18_D_ADD_DAT18_	٩	D_ADD18	EBI address bus	9	ш	V _{DDE8}	dN/—	dN/—	I	I	Т2
GP10263	A1	D_ADD_DAT18	EBI data only in non-mux mode. Address and data in mux mode.	0/							
	A2			I							
	U	GPIO265	GPIO	0/1							
D_ADD19_D_ADD_DAT19_	ط	D_ADD19	EBI address bus	0/	ш	V _{DDE8}	dn/—	dn/—	I		Т3
GP10266	A1	D_ADD_DAT19	EBI data only in non-mux mode. Address and data in mux mode.	0/							
	A2			I							
	ი	GPIO266	GPIO	0/							
D_ADD20_D_ADD_DAT20_	٩	D_ADD20	EBI address bus	0	ш	V _{DDE8}	dN/—	dN/—		1	T4
GPIO201	A1	D_ADD_DAT20	EBI data only in non-mux mode. Address and data in mux mode.	0/							
	A2										
	ი	GPIO267	GPIO	0/							

	٤			uo	be ₂	9 ⁹		č	Package Location	ge Loc	ation
Signal Name ²	9/A/9	Function ⁴	Function Summary	Directi	lvT be9	gefloV	state during RESET ⁷	otate after RESET ⁸	354	914	919
_D_ADD_DAT21_	٩	D_ADD21	EBI address bus	0/1	ш	V _{DDE9}	dN/—	dn/—	I	I	AB11
	A1	D_ADD_DAT21	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
	A2	1	1	I							
	ი	GPIO268	GPIO	0/1							
D_ADD22_D_ADD_DAT22_	٩	D_ADD22	EBI address bus	0/1	ш	V _{DDE9}	dN/—	dn/—	1	I	AD10
	A1	D_ADD_DAT22	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
	A2										
	ი	GPIO269	GPIO	0/1							
D_ADD23_D_ADD_DAT23_	٩	D_ADD23	EBI address bus	0/1	ш	V _{DDE9}	dn/—	dn/—			AE10
	A1	D_ADD_DAT23	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
	A2		1								
	ი	GPIO270	GPIO	0/1							
D_ADD24_D_ADD_DAT24_	д.	D_ADD24	EBI address bus	0/1	ш	V _{DDE9}	dn/—	d∩/—	I		AF10
	A1	D_ADD_DAT24	EBI data only in non-mux mode. Address and data in mux mode.	0/							
	A2		1								
	ი	GPIO271	GPIO	0/1							
D_ADD25_D_ADD_DAT25_	٩	D_ADD25	EBI address bus	0/1	ш	V _{DDE9}	dN/—	dN/—	I	Ι	AD11
	A1	D_ADD_DAT25	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
	A2		-	Ι							
	U	GPIO272	GPIO	0/1							

ع 3			uoi	96 g	99	Ctate during	Ctato	Package Location	je Loc	ation
۳.	Function ⁴	Function Summary	Directi	VT be9	QefloV	state during RESET ⁷	afte	354	914	916
D_ADD26	6	EBI address bus	0/1	ш	V _{DDE9}	dN/—	dN/—		1	AE11
D_ADD_DAT26	AT26	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
		1								
GPIO273		GPIO	0/1							
D_ADD27		EBI address bus	0/1	ш	V _{DDE9}	dN/—	dN/—	1	1	AF11
D_ADD_DAT27	T27	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
		1	I							
GPIO274		GPIO	0/1							
D_ADD28		EBI address bus	0/1	ш	V _{DDE9}	dN/—	dN/—			AD12
D_ADD_DAT28	8	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
		_	Ι							
GPIO275		GPIO	0/1							
D_ADD29		EBI address bus	0/1	ш	V _{DDE9}	dn/—	dN/—			AB12
D_ADD_DAT29	60	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
		-	Ι							
GPIO276		GPIO	0/1							
D_ADD30		EBI address bus	0/1	ш	V _{DDE9}	dn/—	dN/—			AE12
D_ADD_DAT30	F30	EBI data only in non-mux mode. Address and data in mux mode.	0/1							
		-								
GPI0277		GPIO	0/1							

-
Function ⁴
EBI data only in non-mux mode. Address and data in mux mode.
1
GPIO
EBI data only in non-mux mode. Address and data in mux mode.
GPIO
EBI data only in non-mux mode. Address and data in mux mode.
GPIO
EBI data only in non-mux mode. Address and data in mux mode.
I
GPIO
EBI data only in non-mux mode. Address and data in mux mode.
Ι
GPIO

, 93			uo	be ₂	9əl	State during		Package Location	e Locat
Function ⁴		Function Summary	Directi	IVT bs9	gefloV	state during RESET ⁷	otate after RESET ⁸	324	916 915
D_ADD_DAT5	- `	EBI data only in non-mux mode. Address and data in mux mode.	<u>0</u>	ш	V _{DDE10}	dn/—	dN/—		— M25
		GPIO	0						
D_ADD_DAT6	_ `	EBI data only in non-mux mode. Address and data in mux mode.	<u>0</u>	ш	V _{DDE10}	dU/—	dN/—	1	– N22
1									
1									
5	5	GPIO	0/						
D_ADD_DAT7 EBI Add	EBI Add	EBI data only in non-mux mode. Address and data in mux mode.	<u>0</u>	ш	V _{DDE10}	dU/—	dN/—	1	— M24
			Ι						
GPIO	Ч	0	0/						
D_ADD_DAT8 EBI Adc	Adc	EBI data only in non-mux mode. Address and data in mux mode.	<u>0</u>	ш	V _{DDE10}	dU/—	dN/—	1	— M23
	1		I						
GР	ц Ц	GPIO	0/						
D_ADD_DAT9 EB	Adc	EBI data only in non-mux mode. Address and data in mux mode.	<u>0</u>	ш	V _{DDE10}	dU/—	dN/—	1	— M22
Ι									
9	(')	GPIO	0/						

V _{bbE10} -/Up -/Up V _{bbE10} -/Up -/Up	dn/ dn/	dn/- dn/-	dn/- dn/- dn/-					
				E 10				
ц.								
EBI data only in non-mux mode. I/ Address and data in mux mode GPIO I/	ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode.	ata only in non-mux mode. ss and data in mux mode. ss and data in mux mode. ss and data in mux mode. ata only in non-mux mode.	ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode.	ata only in non-mux mode. ss and data in mux mode. ss and data in mux mode. ss and data in mux mode. ata only in non-mux mode. st and y in non-mux mode. ss and data in mux mode.	ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode. ss and data in mux mode.	ata only in non-mux mode. ss and data in mux mode. ss and data in mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode. ss and data in mux mode. ata only in non-mux mode.	ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode.	ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode. ata only in non-mux mode. ss and data in mux mode.
— GPIO289								
A2 — G GF								
U		0 L <u>2</u> 2 D				D_ADD_DAT12P GPI0290 D_ADD_DAT12A1 A1 GPI0291 D_ADD_DAT13 GPI0291 D_ADD_DAT14_GPI0292 G_		
D_ADD_DAT12	1 1					A1	A1	A1

RESET ⁷ after RESET ⁸
dn/
dn/
dN/
dn/
dn/ dn/
dn/

		3			uo	_с әс	9 ⁹			Packa	Package Location	ation
	Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directio	Pad Tyl	QefloV	State during RESET ⁷	State after RESET ⁸	354	914	916
	D_ALE_GPIO299	Ч	D_ALE	EBI Address Latch Enable	0	ш	V _{DDE10}	dN/—	dn/—	Ι		P24
		A1										
		A2										
		U	GP10299	GPIO	0/1							
\cap	D_TA_GPIO300	Ч	D_TA	EBI transfer acknowledge	0/1	ш	V _{DDE9}	dN/—	dN/—	I	I	AF9
		A1										
		A2										
	_	U	GPIO300	GPIO	0/1							
0	D_CS1_GPI0301	Ч	D_CS1	EBI chip select	0	ш	V _{DDE9}	dN/—	dN/—	Ι	1	AB10
		A1										
		A2			I							
		U	GPIO301	GPIO	0/1							
0	D_BDIP_GPI0302	Ч	D_BDIP	EBI burst data in progress	0	ш	V _{DDE8}	dN/—	dN/—	I	I	M2
		A1		1								
		A2										
		U	GPIO302	GPIO	0/							
\cap	D_WE2_GPIO303	Ч	D_WE2	EBI write enable	0	ш	V _{DDE8}	dN/—	dN/—	I	I	N2
		A1										
		A2										
		ڻ ن	GPIO303	GPIO	0/1							
\cap	D_WE3_GPIO304	Р	D_WE3	EBI write enable	0	ш	V _{DDE8}	dN/—	dN/—	I	I	N3
		A1		I	I							
		A2	-									
		ს	GP10304	GPIO	0/1							

∂\A\q [₽] 2			uo	be ₂	9 ⁹			Packa	Package Location	ation
	Function ⁴	Function Summary	Directi	Vad Ty	gefloV	state during RESET ⁷	otate after RESET ⁸	354	914	919
A1 —	D_ADD9	EBI address bus	0/1	ш	V _{DDE8}	dn/—	dN/—	1	1	P
A2 —										
U U	GPIO305	GPIO	0/1							
	D_ADD10	EBI address bus	0/	ш	V _{DDE8}	dn/—	dn/—	I		P2
A1 —										
A2 —		1	I							
0 0	GPIO306	GPIO	0/1							
	D_ADD11	EBI address bus	0/	ш	V _{DDE8}	dn/—	dN/—	I	I	P3
A1 —										
A2 —										
U U	GPIO307	GPIO	0/1							
		Reset and Clocks	S							
Ч	RESET	External reset input	_	ΗM	V _{DDEH1}	RESET/Up	RESET/Up	M2	R2	N5
Ч	RSTOUT	External reset output	0	НМ	V _{DDEH1}	RSTOUT/Low	RSTOUT/ High	A3	A3	A3
ā L	BOOTCFG0	Boot configuration	_	ΗM	V _{DDEH1}	BOOTCFG/	BOOTCFG/			L4
A1 IF	IRQ2		_			nwou	nwou			
A2 —										
ტ თ	GPIO211	GPIO	0/1							
ā d	BOOTCFG1	Boot configuration	_	ΗM	V _{DDEH1}	BOOTCFG/	Input/Down	L1	N2	L3
A1 IF	IRQ3	External interrupt request	-			UWOU				
A2 	1	1								
ອ ອ	GPIO212	GPIO	0/1							

เื่รเ		3			uc	oe ₂	96			Packa	Package Location	ation
GPIO/P(Signal Name ²	Ð\A\9	Function ⁴	Function Summary	Directio	IVT bs9	QefloV	State during RESET ⁷	State after RESET ⁸	324	914	216
213	-	٩	WKPCFG	Weak pull configuration input	-	ΗМ	V _{DDEH1}	WKPCFG/Up	Input/Up	1	N3	M5
	GPI0213	A1	IMN	Critical interrupt to core ¹¹	-							
		A2										
		U	GPIO213	GPIO	_							
208	_	٩	PLLCFG0	FMPLL mode configuration input	-	ΗМ	V _{DDEH1}	PLLCFG/Up	Input/Up	M3	R3	M3
	GP10208	A1	IRQ4	External interrupt request	—							
		A2		1								
		G	GPIO208	GPIO	0/1							
209		4	PLLCFG1	FMPLL mode configuration input	-	ΗМ	V _{DDEH1}	PLLCFG/Up	Input/Up	L2	P2	L
	GP10209	A1	IRQ5	External interrupt request	—				(tor Kev2 of the device: —/Up)			
		A2	SOUTD	DSPI D data output	0							
		ი	GPIO209	GPIO	0/							
Ι	PLLCFG2	٩	PLLCFG2	FMPLL mode configuration input	-	ΗM	V _{DDEH1}	PLLCFG/ Down	PLLCFG/ Down	L3	P3	L2
	XTAL	Ч	XTAL	Crystal oscillator output	0	AE	V _{DD33}	XTAL	XTAL	W22	AC26	AC26
	EXTAL	Ч	EXTAL	Crystal oscillator input	-	AE	V _{DD33}	EXTAL	EXTAL	V22	AB26	AB26
229	D_CLKOUT	٩	D_CLKOUT	EBI system clock output	0	ш	V _{DDE9}	CLKOUT/ Enabled	CLKOUT/ Enabled	1	I	AF12
214	ENGCLK	۵.	ENGCLK	EBI engineering clock output Note: EXTCLK (External clock input) selected through SIU register)	0	ш	V _{DDE2}	ENGCLK/ Enabled	ENGCLK/ Enabled	AA1	AD1	AD1
				JTAG and Nexus (see footnote ¹² about resets)	s resets	(
	EVTI	-13	EVTI	Nexus event in	_	ш	V _{DDE2}	dn/—	EVTI/Up	44 24	T4	۲1
227	EVTO (the BAM uses this pin to select if auto baud rate is on or off)	13	EVTO	Nexus event out	0	ш	V _{DDE2}	ABS/Up	EVTO/HI	F4	IJ.	V2
219		-13	MCKO	Nexus message clock out	0	ш	V _{DDE2}	O/Low	Disabled ¹⁴	N2	Т2	U4

Signal Name ² Rescuence Participation Parito Participation Pari		3			uo	oe ₂	9 ⁹		į	Packa	Package Location	ation
13MDO015Nexus message data out0FVbDE2OLLowAIA2BFPOD200FPIONexus message data out0FVbDE2OLLow13MD0115Nexus message data out0PA2A1A2A1A2A3MD0215Nexus message data out0FVbDE2O/LowA1A2A3MD0215Nexus message data out0FVbDE2O/LowA1A2A3MD0315Nexus message data out0I/OFVbDE2A4A3A4A4 <td< th=""><th>me²</th><th>Ð\A\9</th><th></th><th>Function Summary</th><th>Directi</th><th>IVT be9</th><th>96floV</th><th>State during RESET⁷</th><th>State after RESET⁸</th><th>354</th><th>914</th><th>916</th></td<>	me ²	Ð\A\9		Function Summary	Directi	IVT be9	96floV	State during RESET ⁷	State after RESET ⁸	354	914	916
1 $$ $ $				Nexus message data out	0	ш	V _{DDE2}	O/Low	MDO0/Low	P3	U3	V3
λ^2 α GP(0220 GP(0 IO F VDDE2 O/Low - λ O/Low - λ <	this pin is Rev.2 of the			1	I	_						
					I	_						
13MDO1 ¹⁵ Nexus message data out0F V_{DDE2} O/Low1A1A213MDO2 ¹⁵ Nexus message data out0F V_{DDE2} O/Low-A1A2A1A2A1A2A2A1A2A2A2A1A2A2A2A3A4A3A4		U	GPI0220	GPIO	0/	_						
Λ^1 Λ^2 Λ^2 Λ^2 Λ^2 Λ^2 Λ^2 Λ^2 Λ^2 Λ^2 Λ^1 Λ^2 Λ^1 Λ^2 Λ^2	. . .			Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	P4	U4	W6
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	This pin is Rev.2 of the					_						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					I	_						
1^{13} MDO2 ¹⁵ Nexus message data outOF V_{DDE2} O/LowNRev.2 of the 1^{11} Rev.2 of the 2^{12} $ 1^{11}$ 1^{12} MDO3 ¹⁵ Nexus message data out0F V_{DDE2} O/Low 1^{11} Rev.2 of the 1^{13} MDO3 ¹⁵ Nexus message data out0F 1^{12} MDO4 ¹⁵ Nexus message data out0F V_{DDE2} O/Low 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} 1^{11} <t< td=""><td></td><td>ი</td><td>GPI0221</td><td>GPIO</td><td>0/</td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		ი	GPI0221	GPIO	0/	_						
This pinds A1				Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	R1	٧1	V4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	n this pin is Rev.2 of the			1	I	_						
					I	_						
		ი	GP10222	GPIO	0	_						
A1 A2 - G GP10223 GP10 I/O I/O J-1 MD04 ¹⁵ Nexus message data out 0 F VDDE2 J-1 MD04 ¹⁵ Nexus message data out 0 F VDDE2 O/Low J-1 HD07 ¹⁵ H A2 A2 A2				Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	R2	V2	V5
A2 13 GP10223 GP10 I/O I/O I/O I/O 13 MD04 ¹⁵ Nexus message data out 0 F V _{DDE2} O/Low A1 A2 A2 A2 A2 GP1075 GP107 Noxus message data out 0 F V _{DDE2} O/Low A1 <td>n this pin is Rev.2 of the</td> <td></td> <td></td> <td>1</td> <td>I</td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	n this pin is Rev.2 of the			1	I	_						
GGPI0223GPI0I/OFVV-13MD04 ¹⁵ Nexus message data out0FVO/LowIA1O/LowIA2IIA2IIIA2IIIA1IIIIA1IIIA2IIIA2IIIIA1IIIIA2IIIIA2IIIIA2IIIA2IIIA2IIIA2IIA2IIA2IIA3IIA4II <td></td> <td>A2</td> <td> </td> <td>1</td> <td> </td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		A2		1		_						
-13 MDO4 ¹⁵ Nexus message data out 0 F V _{DDE2} O/Low A1 - A2 - A3 A4 A1 MDO5 ¹⁵ GPIO VPDE2 O/Low A1 A2 A2 A2 A3 GPIO76 GPIO VD		ს	GP10223	GPIO	0/	_						
A1 A2 - G GP1075 GP10 I/O I/O J1 ³ MD05 ¹⁵ Nexus message data out O F V _{DDE2} O/Low A1 A2 A2 A2 A2 A2 GP1076 GP1076 GP10 I/O I/O		13		Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	R3	V3	W1
A2 G GP1075 GP10 I/O I/O -1 ³ MD05 ¹⁵ Nexus message data out O F V _{DDE2} O/Low A1 A2 G GP1076 GP10	n this pin is Rev.2 of the			1	I	_						
G GPIO75 GPIO I/O I/O P -1 ³ MD05 ¹⁵ Nexus message data out 0 F VDDE2 O/Low A1 A2 G GPIO76 GPIO I/O I/O				1		_						
⁻¹³ MDO5 ¹⁵ Nexus message data out O F V _{DDE2} O/Low A1		ი	GPI075	GPIO	0/	_						
A1 A2 G GPI076 GPI0				Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	R4	V4	W2
— — — GPIО76 GPIO	Rev.2 of the			-	I	_						
GPIO76 GPIO		A2		1		_						
		ი	GPIO76	GPIO	0/	_						

Right Name Right	₁ุ่มว		ε			uo	90 ₂	9 ⁹	-	č	Packa	Package Location	cation
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	GPIO/P0	Signal Name ²	Ð\A\G	Function ⁴	Function Summary	Directi	Pad Tyl	96†loV	state during RESET ⁷	state after RESET ⁸	324	914	916
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	77	MDO6_GPIO77			Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	T1	W1	W3
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			A1										
Image: constraints Calibriants Calibriants <th></th> <td></td> <td>A2</td> <td> </td> <td>-</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			A2		-								
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			ი		GPIO	0/1							
Alternation on this privation on this privation on this privation on this privation on the point of the device) Image: relation of of the device)<	78		13	1	Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	Т2	W2	۲1
device) k_{2} $$			A1										
			A2										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			ი		GPIO	0/1							
	79		-13		Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	Т3	W3	W5
			A1		-								
			A2		-								
$ \begin{array}{llllllllllllllllllllllllllllllllllll$			ი		GPIO	0/1							
	80	MD09_GPI080	13		Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	U1	۲1	Y2
			A1										
			A2										
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			ს	GPIO80	GPIO	0/1							
	81	at at a take	13	MDO10 ¹⁵	Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	U2	Y2	Y3
			A1										
$ \begin{array}{c cccc} \hline \mbox{GPO1} & \mbox{GPO21} & G$			A2										
MDD11_GPIO82 -13 MD011 ¹⁵ Nexus message data out 0 F V _{DDE2} O/Low -/Down U3 Y3 (GPIO function on this pin is only available on Rev.2 of the device) A1			G		GPIO	0/1							
aliable on Rev.2 of the A1	82	MDO11_GPI082	13		Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	U3	Y3	Υ4
A2 — — — — — — — — — — — — — — — — — — —			A1		-								
GPIO82 GPIO			A2										
			U		GPIO	0/1							

rяз		ε			uo	be ₂	9 ⁹			Packa	Package Location	ation
GPIO/P	Signal Name ²	D/A/9	Function ⁴	Function Summary	Directi	Vad Ty	96tloV	State during RESET ⁷	after RESET ⁸	324	914	916
231	MDO12_GPI0231	-13	MD012 ¹⁵	Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	٧1	AA1	Υ5
		A1										
		A2			I							
		ი	GPI0231	GPIO	0/1							
232	MDO13_GPI0232	-13	MD013 ¹⁵	Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	W2	AA2	AA1
		A1			I							
		A2										
		ი	GPIO232	GPIO	0/1							
233	MDO14_GPI0233	13	MD014 ¹⁵	Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	V3	AA3	AA2
		A1										
		A2										
		ს	GPI0233	GPIO	0/1							
234	MDO15_GPI0234	-13	MD015 ¹⁵	Nexus message data out	0	ш	V _{DDE2}	O/Low	—/Down	U4	Υ4	AA3
		A1			I							
		A2			I							
		ი	GPIO234	GPIO	0/1							
224	MSEO0	-13	MSEO0 ¹⁵	Nexus message start/end out	0	ш	V _{DDE2}	O/Low	MSEO/HI	P2	U2	UG
225	MSE01	13	MSEO1 ¹⁵	Nexus message start/end out	0	ш	V _{DDE2}	O/Low	MSEO/HI	N3	Т3	U5
226	RDY	-13	RDY	Nexus ready output	0	ц	V _{DDE2}	O/Low	RDY/HI	M4	R4	U3
	тск	13	тск	JTAG test clock input	-	ш	V _{DDE2}	TCK/Down	TCK/Down	۲1	AB2	AB2
	TDI	-13	TDI	JTAG test data input	_	Ŀ	V _{DDE2}	TDI/Up	TDI/Up	Y2	AC2	AC2
228	TDO	13	TDO	JTAG test data output	0	ш	V _{DDE2}	TDO/Up	TDO/Up	W1	AB1	AB1
	TMS	13	TMS	JTAG test mode select input	_	ш	V _{DDE2}	TMS/Up	TMS/Up	W3	AB3	AB3
	JCOMP	13	JCOMP	JTAG TAP controller enable	-	ц	V _{DDE2}	JCOMP/Down	JCOMP/Down	M1	R1	U2
	TEST		TEST	Test mode select (not for customer use)	_	ш	^V ррен1	TEST/Down	TEST/Down	B4	B4	B4
	VDDSYN		VDDSYN	Clock synthesizer power input	_	VDDE	VDDSYN	VDDSYN	VDDSYN	Y22	AD26	AD26

¹ אסי	c	3 ₃			uoi	d،be	996	State during	State	Packa	Package Location	ation
9\0199	Signal Name²)/A/9	Function ⁴	Function Summary	Direct	(T bøq) betloV	RESET	after RESET ⁸	324	914	919
	VSSSYN		VSSSYN	Clock synthesizer ground input	_	VSSE	VDDSYN	VSSSV	VSSSV	U22	AA26	AA26
	VSTBY		VSTBY	SRAM standby power input	_	VHV	V _{DDEH1}	VSTBY	VSTBY	K4	M4	M4
I	REGSEL	1	REGSEL	Selects regulator mode (Linear/Switch mode)	_	AE	VDDREG	REGSEL	REGSEL	V20	W23	W23
I	REGCTL	1	REGCTL	Regulator controller output to base/gate of power transistor	0	AE	VDDREG	REGCTL	REGCTL	T22	Y26	Y26
	VSSFL		VSSFL	Tie to V _{SS}	_	VSS	VDDREG	VSSFL	VSSFL	V21	AB25	AB25
I	VDDREG	1	VDDREG	Source voltage for on-chip regulators and Low voltage detect circuits	_	VDDINT	VDDREG	VDDREG	VDDREG	U21	AA25	AA25
μ μ	The GPIO number is the same as the co	asth	e corresponding pac	The GPIO number is the same as the corresponding pad configuration register (SIU_PCRn) number in pins that have GPIO functionality. For pins that do not have GPIO) numb	er in pins	s that have	GPIO function	ality. For pins th	lat do n	ot have	GPIO

The primary signal name is used as the pin label on the BGA map for identification purposes. However, the primary signal function is not available on all devices and is indicated by a dash in the following table columns: Signal Functions, P/F/G, and I/O Type. functionality, this number is the PCR number.

- P/A/G stands for Primary/Alternate/GPIO. This column indicates which function on a pin is Primary, Alternate 1, Alternate 2, (Alternate n) and GPIO. ო
- Each line in the Function column corresponds to a separate signal function on the pin. For all device I/O pins, the primary, alternate, or GPIO signal functions are designated in the PA field of the SIU_PCRn registers except where explicitly noted.
- ⁵ MH = High voltage, medium speed
 - F = Fast speed
- FS = Fast speed with slew
- AE = Analog with ESD protection circuitry (up/down = pull up and pull down circuits included in the pad)
 - VHV = Very high voltage
- ⁶ VDDE (fast I/O) and VDDEH (slow I/O) power supply inputs are grouped into segments. Each segment of VDDEH pins can connect to a separate 3.3–5.0 V (+5%/–10%) power supply input. Each segment of VDDE pins can connect to a separate 1.8–3.3 V (±10%) power supply.
 - The Status During Reset pin is sampled after the internal POR is negated. Prior to exiting POR, the signal has a high impedance. The terminology used in this column (during Reset or until JCOMP assertion). A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side is: O - output, I - input, Up - weak pull up enabled, Down - weak pulldown enabled, Low - output driven low, High - output driven high, ABS - Auto Baud Select of the slash denotes that there is no weak pull up/down enabled on the pin. The signal name to the left or right of the slash indicates the pin is enabled.
 - ⁸ The Function After Reset of a GPI function is general purpose input. A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin.
 - This signal name includes eTPU_C functionality that this device does not have. This is for forward compatibility with devices that have an eTPU_C. ი
- During and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors are disabled when the system clock propagates through the device. 9
 - NMI does not have a PCR PA configuration; it is enabled when NMI is enabled through the SIU_IREER and SIU_IFEER registers. 7

¹² Nexus reset is different than system reset; MDO 1-11 are enabled when trace (RPM or FPM) is enabled, and MDO 12-15 when FPM trace is enabled. MSEO and MCKO are also dependent on trace (RPM or FPM) being enabled.

¹³ The Nexus pins don't have a "primary" function as they are not configured by the SIU. The pins are selected by asserting JCOMP and configuring the NPC. SIU values have no effect on the function of these pins once enabled.

¹⁴ MCKO is disabled from reset; it can be enabled from the tool (controlled by Nexus NPC_PCR register).

¹⁵ Do not connect pin directly to a power supply or ground.

Table 43 lists the pin locations of the power and ground signals on the 324 TEPBGA package.




Table 44 lists the pin locations of the power and ground signals on the 416 TEPBGA package.





Table 45 lists the pin locations of the power and ground signals on the 516 TEPBGA package.



MPC5674F Microcontroller Data Sheet, Rev. 9

AE25

AE2

AD24

AD3

AC23

AC4

AB22

AB5

AA21

AA6

U17

U16

U15

U14

U13

T17

T16

T15

Signal Properties and Muxing

Appendix B Revision History

Table 46 describes the changes made to this document between revisions.

Revision (Date)	Description of changes
2 (Sept 2008)	Initial release, NDA Required.
3 (Nov 2009)	Changes between Rev.2 and Rev. 3:
	Added 516-pin package figures.
	Signals table: Updates throughout entire table.
	Updated Section 4.6, "Power Up/Down Sequencing"
	Updated features list. Updated flash PFCPR1 settings table. Fixed JTAG Test Clock Input Timing figure so the spec #'s in table matched figure.
	Updated Orderable Part numbers table.
	Moved signals table to be an appendix.
	Added 324-pin package thermals. Updated part numbers in orderable parts table (missing F: MPC5674F).
	FMPLL Electrical Spec table: Spec #1 changed min values of 4 to 8 Removed last sentence of footnote 2 Added note "Upper tolerance of less than 1% is allowed on 40MHz crystal."
	Oscillator Electrical Spec table: Moved predivider op. frequency spec from this table to the FMPLL Electrical Spec table Removed footnote #3 (since VDDE9 is an external supply and has no relation to the oscillator, PMC, or PLL).
	Added maximum solder temperature to Absolute Max Ratings table.
	PMC Operating Conditions table: Removed JTemp row. Changed VDDR to VDDREG (naming consistency) Changed VDD12 to VDD (naming consistency)
	PMC Electrical Spec table: Added VDDREG to this parameter "Trimmed bandgap reference voltage / voltage dependence (V _{DDREG})" Changed VDDSTEP to LVDSTEP12 (naming consistency)
	Added two conditons to the opening statements of Section 4.6, "Power Up/Down Sequencing."
	DC Electrical Specifications table: spec #9 (Fast I/O Input High Voltage) spec #10 (Fast I/O Input Low Voltage) spec #24 (Operating Current 1.2 V Supplies; IDD) spec #25 (Operating Current 3.3 V Supplies; IDDSYN) spec #32 (Analog Input Current, Channel Off; IINACT_A) footnote #12 ("IOH_S = {11.6} mA")

Table 46. Revision History

Revision History

Revision (Date)	Description of changes
3 (cont.)	eQADC Conversion Specifications table: Spec #7, 8: both +/-3, no dependency on frequency Spec #15, 16: added "(with calibration)" to both
	Flash Program and Erase Specifications table: Added footnote 4 to spec #2. Updated all initial max value times.
	Updated entire AC Specifications: Clocking section.
	Pad AC Specifications table: updated Medium pad specs Derated Pad AC Specifications table: updated all specs
	Updated entire Section 4.6, "Power Up/Down Sequencing."
	Updated Absolute Maximum Ratings (AMR) specs 1–11, 15, 16.
	Changed name of IDDC to IREGCTL since it is the REGCTL max drive current.
	Added two EMC Radiated Emissions Operating Behaviors tables and removed "EMI Testing Specifications" table.
	PMC Electrical Specifications table: 1b: Changed 1% to 2% 1c: Changed 150 to 300 ppm/C 2b: added footnote 2c: Changed from "Trimming step VDD" to "Trimming step VDD12OUT"
	DC Electrical Specifications table: 6: Updated min value and added keep-out range
	Standby RAM Regulator Electrical Specifications table: Added brownout spec
	PMC electrical spec table, added new specs: SMPS regulator output resistance, SPMS regulator clock frequency, SMPS regulator overshoot at start-up, SMPS max output current, and voltage variation on current step.
	Added LVD VDDA specs to the PMC electrical spec table.
	Removed specs for VDDF and VFLASH since those supplies are shorted with others in the package.
4 (Aug 2010)	Changes between Rev.3 and Rev.4:
	Table "Derated Pad AC Specifications", Spec #1: Changed 20ns to 200ns.
	Added "324-ball TEPBGA Pin Assignments" section and mechanical drawings.
	 Appendix A (Signals): Added "(the BAM uses this pin to select if auto baud rate is on or off)" to the EVTO pin description. Added 324 pinout column. Changed footnote from "NMI does not have a PCR PA configuration; it is enabled when NMI is enabled through the SIU DIRER register." to "NMI does not have a PCR PA configuration; it is enabled when NMI is enabled through the SIU_IREER and SIU_IFEER registers." Updated eQADC signals to show that eQADC A and B each have dedicated channels (ANx0-23) and shared channels (AN24-39).

Revision (Date)	Description of changes
4 (cont)	"Temperature Sensor Electrical Specifications" table: Changed spec #2 to have one temperature range (-40 - 150 C) and changed spec value from ±1.0 to ±10.0 C.
	"eQADC Conversion Specifications (Operating)" table: Changed spec #13 (non-disruptive injection current) values from ±1 to ±3.
	"IPCLKDIV Settings" table, removed footnote "eMIOS and DMA are not considered peripherals here."
5 (Feb-2011)	 Note 4 in Maximum Ratings updated from 2.0 V to 1.65 V. Changed I/O Supply Voltage spec in DC Electrical specs, Spec 2, from 1.62 V min to 3.0 V min. Changed the APC=RWSC value in line 1 of PFCPR1 Settings vs. Frequency of Operation table from 0b011 to 0b100 Changed note 1 for Pad AC Specifications table from Vdde = 1.62 V to 1.98 V to read Vdde = 3.0 V to 3.6 V Changed note 6 for Signal Properties and Muxing Summary table by removing the voltage range 1.8 V - 3.3 V to have 3.3 V instead of the range. Spec 2 in Table 9 "ESD Ratings" the spec for "ESD for Charged Device Model (CDM)" changed to 250 V (other) from 500 V (other) Removed voltage ranges 1.62-1.98 V and 2.25-2.75 V from spec 28 in Table 14
6 (Feb-2011)	Same content as for Rev. 5
7 (Mar-2011)	Added entry for Rev. 6 and Rev. 7 to this table to fix a revision-numbering issue.
8 (Jun-2011)	 Added the following footnotes to the "Signal Properties and Muxing Summary" table: Footnote 10, for the ANA[0:7] signals, "During and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors are disabled when the system clock propagates through the device." Footnote 15, for MDO[0:15] and MSEO[0:1] signals, "Do not connect pin directly to a power supply or ground."
	 Changed min and max values of ID 1 "Nominal bandgap reference voltage" in Table 11 (PMC Electrical Specifications) to 0.608 V min and 0.632 V max. Changed min and max values of Spec 2 "ADC Bandgap" in Table 23 (ADC Band Gap Reference/LVI Electrical Specifications) to 1.171 V min and 1.269 V max. Changed Spec 3 of Table 26 (Flash EEPROM Module Life) from 'Minimum Data Retention at 25 °C ambient temperature' to 'Minimum Data Retention at 85 °C ambient temperature'
	Added Spec 41, 42, 43 and 44 to the "DC Electrical Specifications" table Added Note 25 to the "DC Electrical Specifications" table for Spec 41, 42 and 43 Added Note 26 to the "DC Electrical Specifications" for Spec 44 Added Spec 17 to the "eQADC Conversion Specifications (Operating)" table. Added Spec 18 to the "eQADC Conversion Specifications (Operating)" table. Added Note 15 to the "eQADC Conversion Specifications (Operating)" table.

Table 46. Revision History (continued)

129

Revision History

Revision (Date)	Description of changes
8 (Jun-2011)	 Removed spec 3 from Table 27 "PFCPR1 Settings vs Frequency of Operation" Updated spec 2a (Untrimmed VRC 1.2V) in Table 11 "PMC Electrical Specifications" to a max value of VDD12OUT + 17%. Updated item 26 (Operating Current VDDA Supply) in table 14 "Electrical Specifications" from 30 mA to 40 mA. Updated Note 11 for Table 14 (Electrical Specifications) to read IOH_F = {16,32,47,77} mA and IOL_F = {24,48,71,115} mA for {00,01,10,11} drive mode with VDDE = 3.0 V. Updated ID 9 in Table 11 (PMC Electrical Specifications) to VREG = 4.25 V, max DC output current, crank condition with a max of 40 mA Updated Table 17 (DSPI L/DS Pad Specification) with the following: Spec 1 typical value updated from 40 MHz to 50 MHz Spec 2 added SRC conditions and associated values: SRC=0b00 or SRC=0b11 Min 150 mV Max 400 mV SRC=0b10 Min 90 mV Max 320 mV SRC=0b10 Min 100 mV Max 480 mV Spec 3 Min value from 1.075 V to 1.06 V Max value from 1.325 V to 1.39 V Added Spec 5, 6 and 7 Updated Spec 5 of Table 18, "FMPLL Electrical Specifications" to <400 us as the Max vaule. Added the sentence "Violating the VCO min/max range may prevent the system from exiting reset." to the end of Footnote 16 of Table 18, "FMPLL Electrical Specifications" (Crystal Reference (PLLCFG2 = 0b1) minimum value from 40 MHz to 16 MHz. Updated Spec 1 of Table 18, "FMPLL Electrical Specifications", Crystal Reference (PLLCFG2 = 0b1) minimum value from 40 MHz to 16 MHz. Updated Spec 1 of Table 18, "FMPLL Electrical Specifications", Crystal Reference (PLLCFG2 = 0b1) minimum value from 40 MHz to 16 MHz. Updated Spec 1 of Table 18, "FMPLL Electrical Specifications", Crystal Reference (PLLCFG2 = 0b1) minimum value from 40 MHz to 16 MHz. Updated Spec 1 of Table 18, "FMPLL Electrical Specifications", External Reference (PLLCFG2 = 0b1) minimum value from 40 MHz to 16 MHz. Updated Dte
	Updated Table 16 "Flash EEPROM Module Life", spec 3, 'Blocks with 10,001–100,000 P/E cycles' to 5 Years. Added Typ column to Table 25, "Flash Program and Erase Specifications"

Revision (Date)	Description of changes
	Updated Table 3, "Absolute Maximum Ratings" with the following:
	- Spec 1, '1.2 V Core Supply Voltage', to a Max of 2.0 V
	- Spec 3, 'Clock Synthesizer Voltage', to a Max of 5.3 V
	- Spec 4, 'I/O Supply Voltage' to a Max of 5.3 V
	- Spec 5, 'Analog Supply Voltage' to a Max of 5.3 V
	- Note 2 to read, "2.0 V for 10 hours cumulative time, 1.32 V +10% for time remaining."
	- Note 3, " 5.0 V + 10%" to " 5.25 V + 10 %"
	- Note 5, " 3.3 V + 10%" to " 3.60 V + 10 %"
	Updated Spec 2 (ESD for Charged Device Model (CDM)) of Table 9, "ESD Ratings", to 500 V
	Updated Table 27, "PFCPR1 Settings vs. Frequency of Operation", Spec 3, APC = RWSC column to 0b100.
	Updated Spec 26, "Operating Current 5.0 V Supplies @ f _{sys} = 264 MHz" for I _{DDA} to 50 mA, in Table 14, "DC electrical specifications".

Revision History

Revision (Date)	Description of changes
9 (Oct-2012)	Updated Table 1 (Orderable Part Numbers) with actual available parts.Added new part number SPC5673FF3MVY2 ,Package description 516 PBGA, w/EBI, Pb-free.Speed is 200Mhz nom and max. —Removed note attached to "Orderable Part Numbers" and "Freescale Part Number".
	 Updated footnotes of Table 3 (Absolute Maximum Ratings) to: 2.0 V for 10 hours cumulative time, 1.2V +10% for time remaining. 6.4 V for 10 hours cumulative time, 5.0V +10% for time remaining.
	 5.3 V for 10 hours cumulative time, 3.3V +10% for time remaining. Updated Table 6 (Thermal Characteristics, 324-pin Package) to show MPC5674F thermal characteristics.
	In Table 10 (PMC Operating conditions) updated the parameter "Supply voltage VDD 1.2V nominal" to "Core supply voltage".
	In Table 11 (PMC Electrical Specifications) updated the following rows: —Parameter "Nominal VRC regulated 1.2V output VDD" updated column "Typ" to 1.27 V. —The minimum and maximum value of "Untrimmed VRC 1.2V output variation before band gap trim (unloaded)" updated to "-14%" and "+10%" respectively. —The minimum and maximum value of "Trimmed VRC 1.2V output variation after band gap trim (REGCTL load
	max. 20mA, VDD load max 1A)" updated to "-10%" and "+5%" respectively. In Table 12 (Power Sequence Pin States for MH and AE pads) updated the row(VDD33 = low, VDDE = high), parameter "MH+LVDS Pads" to "Outputs disabled".
	In Table 13 (Power Sequence Pin States for F and FS pads) updated the rows (VDD = low, VDD33 = low, VDDE = high)
	and (VDD = high, VDD33 = low, VDDE = high) ,parameter "F and FS pad" to "Outputs disabled".
	In Table 14 (DC Electrical Specifications) updated the spec 24 "Operating Current 1.2 V Supplies @ f_{SYS} = 264 MHz" with 'V _{DD} @ 1.32 V' Max value to 850 mA from 1.0 A, and deleted corresponding footnote stating that the previous information was preliminary.
	Updated current(mA) values in Table 15 (V _{DDE} /V _{DDEH} I/O Pad Average DC Current) from Spec 5 to 13. -Spec 5 Current (mA) from 6.5 to 7.4 -Spec 6 Current (mA) from 9.4 to 10.5
	-Spec 7 Current (mA) from 10.8 to 12.3 -Spec 8 Current (mA) from 33.3 to 35.2 -Spec 9 Current (mA) from 12.0 to 12.7 -Spec 10 Current (mA) from 6.2 to 6.7
	-Spec 11 Current (mA) from 4.0 to 4.2 -Spec 12 Current (mA) from 2.4 to 2.6 -Spec 13 Current (mA) from8.9 to 9.1
	In Table 34 (Nexus Debug Port Timing) updated the footnote of parameter "t _{CYC} " to "See Notes on tcyc in Table 27 ".Removed references to "Section I/O Pad VDD33 Current Specifications" .

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5674F Rev. 9 11/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM7TDMI-S is the trademark of ARM Limited.

The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org © Freescale Semiconductor, Inc. 2008-2012. All rights reserved.



