

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V_{CC}	7.0V
V_{IN}	25V
BST	30V
LX-BST	-0.3V to 7.0V
LX	-1V to 30V
All other pins	-0.3V to ($V_{CC}+0.3$)V
Storage Temperature	-65°C to 150°C
Power Dissipation	Internally Limited via OTP
Lead Temperature (Soldering, 10 sec)	300°C
ESD Rating (HBM - Human Body Model)	
LX, VINP, PGND	400V
All other pins	2kV

OPERATING RATINGS

Input Voltage Range V_{CC}	4.5V to 5.5V
Input Voltage Range V_{IN}	3V to 22V
Junction Temperature Range	-40°C to 125°C
Thermal Resistance θ_{JC}	5°C/W
Thermal Resistance θ_{JA}	36°C/W

ELECTRICAL SPECIFICATIONS

Specifications with standard type are for an Operating Junction Temperature of $T_J = 25^\circ\text{C}$ only; limits applying over the full Operating Junction Temperature range are denoted by a "•". Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise indicated, $4.5\text{V} < V_{CC} < 5.5\text{V}$, $3\text{V} < V_{IN} < 22\text{V}$, $UV_{IN} = 3\text{V}$, $C_{VCC} = 1\mu\text{F}$, $C_{COMP} = 0.1\mu\text{F}$, $C_{SS} = 50\text{nF}$.

Parameter	Min.	Typ.	Max.	Units		Conditions
Quiescent Current						
V_{IN} Supply Current (No switching)		1.5	3.0	mA	•	$V_{FB} = 0.9\text{V}$
V_{IN} Supply Current (Switching)		8	20	mA		
BST Supply Current (No switching)		0.2	0.4	mA	•	$V_{FB} = 0.9\text{V}$
BST Supply Current (switching)		3	6	mA		
Protection: UVLO						
V_{CC} UVLO Start Threshold	4.00	4.25	4.5	V	•	
V_{CC} UVLO Hysteresis	100	200	300	mV	•	
UV_{IN} Start Threshold	2.30	2.50	2.65	V	•	
UV_{IN} Hysteresis	200	300	400	mV	•	
UV_{IN} Input Current			150	μA	•	$UV_{IN} = 3.0\text{V}$
Error Amplifier Reference						
Error Amplifier Reference	0.792	0.800	0.808	V		2X Gain Config., Measure V_{FB} ; $V_{CC} = 5\text{V}$
Error Amplifier Reference Over Line	0.784	0.800	0.816	V	•	
COMP Sink Current	70	150	230	μA	•	$V_{FB} = 0.9\text{V}$, $COMP = 0.9\text{V}$
COMP Source Current	-230	-150	-70	μA	•	$V_{FB} = 0.9\text{V}$, $COMP = 0.9\text{V}$
V_{FB} Input Bias Current		50	200	nA	•	$V_{FB} = 0.8\text{V}$
COMP Clamp	3.2	3.5	3.8	V		$V_{FB} = 0.7\text{V}$, $T_A = 25^\circ\text{C}$
COMP Clamp Temp. Coefficient		-2.0		mV/°C		

Parameter	Min.	Typ.	Max.	Units		Conditions
VCC Linear Regulator						
VCC output Voltage	4.7	5.0	5.3	V	•	$V_{IN}=6$ to 23V, $I_{LOAD}=0$ mA to 30mA
	4.51	4.73			•	$V_{IN}=5$ V, $I_{LOAD}=20$ mA
Dropout Voltage	250	500	750	mV	•	$V_{IN}-V_{OUT}$ =Dropout voltage when V_{CC} regulated drops by 2%, $I_{VCC}=30$ mA
Control Loop						
Ramp Amplitude	0.80	1.00	1.20	V	•	
RAMP Offset	1.7	2.0	2.3	V	•	
Ramp offset Temperature Coefficient		-2		mV/°C		
GH Minimum Pulse Width		150	180		•	
Maximum Controllable Duty Ratio	92	97		%	•	
Maximum Duty Ratio	100			%	•	Valid for 20 cycles
Oscillator Frequency	510	600	690	KHz	•	
Soft-start, Short Circuit, Current Limit and Thermal Protection						
SS Charge Current	-16	-10	-4	μA	•	
SS Discharge Current	1.0	2.0	3.0	mA	•	Fault Present, $SS=0.2$ V
Short Circuit Threshold Voltage	0.2	0.25	0.3	V	•	
Hiccup Timeout	85	110	135	ms	•	$V_{FB}=0.5$ V
Overcurrent Threshold Voltage	54	60	66	mV		Measured ISP - ISN
ISP, ISN Common Mode Range	0		3.6	V		
Thermal Shutdown Temperature	135	145	155	°C		Guaranteed by design
Thermal Hysteresis		10		°C		Thermal recovery, decreasing temperature
Output Power Stage						
High Side Switch $R_{DS(on)}$		21	25	mΩ		$V_{GS}=4.5$ V, $I_{DRAIN}=5$ A, $T_A=25$ °C
Synchronous Low Side Switch $R_{DS(on)}$		21	25	mΩ		$V_{GS}=4.5$ V, $I_{DRAIN}=5$ A, $T_A=25$ °C
Maximum Output Current	6			A	•	

BLOCK DIAGRAM




Fig. 2: SP7663 Block Diagram (Exar's SP6136 controller based)

PIN ASSIGNMENT




Fig. 3: SP7663 Pin Assignment

PIN DESCRIPTION

Name	Pin Number	Description
PGND	1-4	Ground connection for the synchronous rectifier.
GND	5,9,19,20	Ground Pin. The control circuitry of the IC and lower power driver are referenced to this pin. Return separately from other ground traces to the (-) terminal of C _{OUT} .
VFB	6	Feedback Voltage and Short Circuit Detection pin. It is the inverting input of the Error Amplifier and serves as the output voltage feedback point for the Buck Converter. The output voltage is sensed and can be adjusted through an external resistor divider. Whenever V _{FB} drops 0.25V below the positive reference, a short circuit fault is detected and the IC enters hiccup mode.
COMP	7	Output of the Error Amplifier. It is internally connected to the inverting input of the PWM comparator. An optimal filter combination is chosen and connected to this pin and either ground or V _{FB} to stabilize the voltage mode loop.
SS	8	Soft Start. Connect an external capacitor between SS and GND to set the soft start rate based on the 10μA source current. The SS pin is held low via a 1mA (min) current during all fault conditions.
ISN	10	Current sense negative input. Rail-to-rail input for over current detection.
ISP	11	Current sense positive input. Rail-to-rail input for over current detection.
SWN	12	Lower supply rail for the GH high-side gate driver. Connect this pin to the switching node as close as possible to pins 23- 27. Do not connect this pin to pins 14 – 16.
VINP	13	Input connection to the high side N-channel MOSFET.
LX	14-16, 23-26	Connect an inductor between this pin and V _{OUT} .
BST	17	High side driver supply pin. Connect BST to the external boost diode and capacitor as shown in the Typical Application Circuit on page 1. The high side driver is connected between BST pin and SWN pin.
VIN	18	V _{IN} connection for internal LDO and PWM Controller.
UVIN	21	UVLO input for V _{IN} voltage. Connect a resistor divider between V _{IN} and UVIN to set minimum operating voltage. Use resistor values below 20kΩ to override internal resistor divider.
VCC	22	Output of internal regulator. May be externally biased if V _{IN} < 5V.

ORDERING INFORMATION

Part Number	Junction Temperature Range	Marking	Package	Packing Quantity	Note 1	Note 2
SP7663ER-L	-40°C ≤ T _J ≤ +125°C	SP7663ER YYWWL X	26-pin DFN	Bulk	Lead Free	
SP7663ER-L/TR	-40°C ≤ T _J ≤ +125°C	SP7663ER YYWWL X	26-pin DFN	3K/Tape & Reel	Lead Free	
SP7663EB	SP7663 Evaluation Board					

“YY” = Year – “WW” = Work Week – “X” = Lot Number

TYPICAL PERFORMANCE CHARACTERISTICS

All data taken at $T_J = 25^\circ\text{C}$, unless otherwise specified - Schematic and BOM from Application Information section of this datasheet.




Fig. 4: Output Ripple, No Load




Fig. 5: Output Ripple, $I_{OUT}=6\text{A}$




Fig. 6: Startup Response, No Load




Fig. 7: Startup Response, $I_{OUT}=6\text{A}$




Fig. 8: Load Step Response, $I_{OUT}=3\text{A}-6\text{A}$




Fig. 9: Load Step Response, $I_{OUT}=0\text{A}-6\text{A}$




Fig. 10: Output Current Limit Response




Fig. 11: OCP Hiccup Response Time Dead Short




Fig. 12: Efficiency versus I_{OUT} , $V_{IN}=16V$




Fig. 13: Efficiency versus I_{OUT} , $V_{IN}=12V$




Fig. 14: Efficiency versus I_{OUT} , $V_{IN}=5V$

THEORY OF OPERATION

GENERAL OVERVIEW

The SP7663 is a fixed frequency, voltage mode, synchronous PWM regulator optimized for high efficiency. The part has been specifically designed for single supply operation from a 5.5V to 22V input.

The heart of the SP7663 is a wide bandwidth transconductance amplifier designed to accommodate Type II and Type III compensation schemes. A precision 0.8V reference, present on the positive terminal of the error amplifier, permits the programming of the output voltage down to 0.8V via the VFB pin. The output of the error amplifier, COMP, is compared to a 1.1V peak-to-peak ramp, which is responsible for trailing edge PWM control. This voltage ramp and PWM control logic are governed by the internal oscillator that accurately sets the PWM frequency to 600kHz.

The SP7663 contains two unique control features that are very powerful in distributed applications. First, non-synchronous driver control is enabled during startup, to prohibit the low side switch from pulling down the output until the high side switch has attempted to turn on. Second, a 100% duty cycle timeout ensures that the low side switch is periodically enhanced during extended periods at 100% duty cycle. This guarantees the synchronized refreshing of the BST capacitor during very large duty ratios.

The SP7663 also contains a number of valuable protection features. Programmable V_{IN} UVLO allows the user to set the exact value at which the conversion voltage can safely begin down-conversion, and an internal VCC UVLO which ensures that the controller itself has enough voltage to properly operate. Other protection features include thermal shutdown and short-circuit detection. In the event that either a thermal, short-circuit, or UVLO fault is detected, the SP7663 is forced into an idle state where the output drivers are held off for a finite period before a restart is attempted.

SOFT START

"Soft Start" is achieved when a power converter ramps up the output voltage while controlling the magnitude of the input supply source current. In a modern step down converter, ramping up the positive terminal of the error amplifier controls soft start. As a result, excess source current can be defined as the current required to charge the output capacitor.

$$I_{VIN} = C_{OUT} \times \left(\frac{\Delta V_{OUT}}{\Delta T_{SOFT-START}} \right)$$

The SP7663 provides the user with the option to program the soft start rate by tying a capacitor from the SS pin to GND. The selection of this capacitor is based on the 10 μ A pull up current present at the SS pin and the 0.8V reference voltage. Therefore, the excess source can be redefined as:

$$I_{VIN} = C_{OUT} \times \left(\frac{\Delta V_{OUT} \times 10\mu A}{C_{SS} \times 0.8V} \right)$$

UNDER VOLTAGE LOCK OUT (UVLO)

The SP7663 has two separate UVLO comparators to monitor the bias (Vcc) and Input (V_{IN}) voltages independently. The Vcc UVLO is internally set to 4.25V. The V_{IN} UVLO is programmable through UVIN pin. When UVIN pin is greater than 2.5V the SP7663 is permitted to start up pending the removal of all other faults. A pair of internal resistors is connected to UVIN as shown in Figure 16.




Fig. 15: Internal and External Bias of UVIN

Therefore without external biasing the V_{IN} start threshold is 9.5V. A small capacitor may be required between UVIN and GND to filter




Fig. 17: Over Current Detection Circuit for $I_{MAX} > 60mV/DCR$

Decreasing the Current Limit

If it is required to set $I_{MAX} < (60mV/DCR)$, a resistor can be added as shown in Figure 18. R_8 increases the net voltage detected by the current-sense comparator. Voltage at the positive and negative terminal of comparator is given by:

$$VSP = V_{OUT} + (I_{MAX} \times DCR)$$

$$VSN = V_{OUT} \times \left(\frac{R_8}{R_4 + R_8} \right)$$

Since the comparator is triggered at 60mV:

$$VSP - VSN = 60mV$$

Combining the above equations and solving for R_8 :

$$R_8 = R_4 \times \frac{V_{OUT} - 60mV + (I_{MAX} \times DCR)}{60mV - (I_{MAX} \times DCR)}$$

As an example: for I_{MAX} of 5A and V_{OUT} of 3.3V, calculated R_8 is 1.1MΩ.




Fig. 18: Over Current Detection Circuit for $I_{MAX} < (60mV/DCR)$

HANDLING OF FAULTS


Upon the detection of power (UVLO), thermal, or short-circuit faults, the SP7663 is forced into an idle state where the SS and COMP pins are pulled low and both switches are held off.

In the event of UVLO fault, the SP7663 remains in this idle state until the UVLO fault is removed. Upon the detection of a thermal or short-circuit fault, an internal 120ms timer is activated. In the event of a short-circuit fault, a restart is attempted immediately after the 120ms timeout expires. Whereas, when a thermal fault is detected the 100ms delay continuously recycles and a restart cannot be attempted until the thermal fault is removed and the timer expires.

ERROR AMPLIFIER AND VOLTAGE LOOP

The heart of the SP7663 control loop is a high performance, wide bandwidth transconductance amplifier. Because of the amplifier's current limited ($\pm 150\mu A$) transconductance, there are many ways to compensate the voltage loop or to control the COMP pin externally. A simple, single pole, single zero compensation can be a RC to ground. However Exar recommends a Type II or Type III compensation which eliminates the gm of the amplifier from the control loop equations. The amplifier has enough bandwidth (45° at 4 MHz) and enough gain (60dB) to run Type III compensation schemes with adequate gain and phase margins at cross over frequencies greater than 50kHz.

The common mode output of the error amplifier is 0.9V to 2.2V. Therefore, the PWM voltage ramp has been set between 1.1V and 2.2V to ensure proper 0% to 100% duty cycle capability. The voltage loop also includes two other very important features. One is a non-synchronous startup mode. Basically, the synchronous rectifier cannot turn on unless the high side switch has attempted to turn on or the SS pin has exceeded 1.7V. This feature prevents the controller from "dragging down" the output voltage during startup or in fault modes.



The second feature is a 100% duty cycle timeout that ensures synchronized refreshing of the BST capacitor at very high duty ratios. In the event that the high side NFET is on for 20 continuous clock cycles, a reset is given to the PWM flip flop half way through the 21st cycle. This forces GL to rise for the cycle, in turn refreshing the BST capacitor. The boost capacitor is used to generate a high voltage drive supply for the high side switch, which is V_{CC} above V_{IN}.

INTEGRATED POWER MOSFETS

The SP7663 contains a pair of integrated low resistance N-channel switches designed to drive up to 6A of output current. Care should be taken to de-rate the output current based

on the thermal conditions in the system such as ambient temperature, airflow and heat sinking. Maximum output current could be limited by thermal limitations of a particular application by taking advantage of the integrated-over-temperature protective scheme employed in the SP7663. The SP7663 incorporates a built-in overtemperature protection to prevent internal overheating.

SETTING OUTPUT VOLTAGES

The SP7663 can be set to different output voltages. The relationship in the following formula is based on a voltage divider from the output to the feedback pin VFB, which is set to an internal reference voltage of 0.80V. Standard 1% metal film resistors of surface mount size 0603 are recommended.

$$V_{OUT} = 0.80V \times \left(1 + \frac{R_1}{R_2}\right)$$

So

$$R_2 = \frac{R_1}{\frac{V_{OUT}}{0.80} - 1}$$

Where R₁ = 10kΩ and for V_{OUT} = 0.80V setting, simply remove R₂ from the board. Furthermore, one could select the value of the R₁ and R₂ combination to meet the exact output voltage setting by restricting the R₁ resistance range such that 10kΩ < R₁ < 100kΩ for overall system loop stability.

APPLICATIONS INFORMATION

INDUCTOR SELECTION

There are many factors to consider in selecting the inductor including core material, inductance vs. frequency, current handling capability, efficiency, size and EMI. In a typical SP7663 circuit, the inductor is chosen primarily for value, saturation current and DC resistance. Increasing the inductor value will decrease output voltage ripple, but degrade transient response. Low inductor values provide the smallest size, but cause large ripple currents, poor efficiency and require more output capacitance to smooth out the

larger ripple current. The inductor must be able to handle the peak current at the switching frequency without saturating, and the copper resistance in the winding should be kept as low as possible to minimize resistive power loss. A good compromise between size, loss and cost is to set the inductor ripple current to be within 20% to 40% of the maximum output current.

The switching frequency and the inductor operating point determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times f_s \times K_R \times I_{OUT(MAX)}}$$

where:

f_s = switching frequency

K_R = ratio of the AC inductor ripple current to the maximum output current

The peak-to-peak inductor ripple current is:

$$I_{PP} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times f_s \times L}$$

Once the required inductor value is selected, the proper selection of core material is based on peak inductor current and efficiency requirements. The core must be large enough not to saturate at the peak inductor current

$$I_{PEAK} = I_{OUT(MAX)} + \frac{I_{PP}}{2}$$

and provide low core loss at the high switching frequency. Low cost powdered-iron cores have a gradual saturation characteristic but can introduce considerable AC core loss, especially when the inductor value is relatively low and the ripple current is high. Ferrite materials, although more expensive, have an abrupt saturation characteristic with the inductance dropping sharply when the peak design current is exceeded. Nevertheless, they are preferred at high switching frequencies because they present very low core loss while the designer is only required to prevent saturation. In general, ferrite or molypermalloy materials are a better choice for all but the most cost sensitive applications.

OPTIMIZING EFFICIENCY

The power dissipated in the inductor is equal to the sum of the core and copper losses. To minimize copper losses, the winding resistance needs to be minimized, but this usually comes at the expense of a larger inductor. Core losses have a more significant contribution at low output current where the copper losses are at a minimum, and can typically be neglected at higher output currents where the copper losses dominate. Core loss information is usually available from the magnetics vendor. Proper inductor selection can affect the resulting power supply efficiency by more than 15%!

The copper loss in the inductor can be calculated using the following equation:

$$P_{L(Cu)} = I_{L(RMS)}^2 \times R_{WINDING}$$

where $I_{L(RMS)}$ is the RMS inductor current that can be calculated as follows:

$$I_{L(RMS)} = I_{OUT(MAX)} \cdot \sqrt{1 + \frac{1}{3} \left(\frac{I_{PP}}{I_{OUT(MAX)}} \right)^2}$$

OUTPUT CAPACITOR SELECTION

The required ESR (Equivalent Series Resistance) and capacitance drive the selection of the type and quantity of the output capacitors. The ESR must be small enough that both the resistive voltage deviation due to a step change in the load current and the output ripple voltage do not exceed the tolerance limits expected on the output voltage. During an output load transient, the output capacitor must supply all the additional current demanded by the load until the SP7663 adjusts the inductor current to the new value.

In order to maintain V_{OUT} , the capacitance must be large enough so that the output voltage is held up while the inductor current ramps to the value corresponding to the new load current. Additionally, the ESR in the output capacitor causes a step in the output voltage equal to the current. Because of the fast transient response and inherent 100% to 0% duty cycle capability provided by the SP7663 when exposed to output load transients, the output capacitor is typically chosen for ESR, not for capacitance value.

The ESR of the output capacitor, combined with the inductor ripple current, is typically the main contributor to output voltage ripple. The maximum allowable ESR required to maintain a specified output voltage ripple can be calculated by:

$$R_{ESR} \leq \frac{\Delta V_{OUT}}{I_{PK-PK}}$$

where:

ΔV_{OUT} = peak-to-peak output voltage ripple

I_{PK-PK} = peak-to-peak inductor ripple current

The total output ripple is a combination of the ESR and the output capacitance value and can be calculated as follows:

$$\Delta V_{OUT} = \sqrt{\left(\frac{I_{PP} \cdot (1 - D)}{f_s \cdot C_{OUT}}\right)^2 + (I_{PP} \cdot R_{ESR})^2}$$

f_s = Switching Frequency

D = Duty Cycle

C_{OUT} = output capacitance value

INPUT CAPACITOR SELECTION

The input capacitor should be selected for ripple current rating, capacitance and voltage rating. The input capacitor must meet the ripple current requirement imposed by the switching current. In continuous conduction mode, the source current of the high-side MOSFET is approximately a square wave of duty cycle V_{OUT}/V_{IN} . More accurately, the current wave form is trapezoidal, given a finite turn-on and turn-off, switch transition slope. Most of this current is supplied by the input bypass capacitors. The RMS current handling capability of the input capacitors is determined at maximum output current and under the assumption that the peak-to-peak inductor ripple current is low, it is given by:

$$I_{CIN(RMS)} = I_{OUT(MAX)} \cdot \sqrt{D(1 - D)}$$

The worst case occurs when the duty cycle D is 50% and gives an RMS current value equal to $I_{out}/2$. Select input capacitors with adequate ripple current rating to ensure reliable operation.

The power dissipated in the input capacitor is:

$$P_{CIN} = I_{CIN(RMS)}^2 \cdot R_{ESR(CIN)}$$

This can become a significant part of power losses in a converter and hurt the overall energy transfer efficiency. The input voltage ripple primarily depends on the input capacitor ESR and capacitance. Ignoring the inductor ripple current, the input voltage ripple can be determined by:

$\Delta V_{IN} =$

$$I_{OUT(MAX)} \cdot R_{ESR(CIN)} + \frac{I_{OUT(MAX)} \cdot V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN}^2 \cdot f_s \cdot C_{IN}}$$

The capacitor type suitable for the output capacitors can also be used for the input capacitors. However, exercise extra caution when tantalum capacitors are used. Tantalum capacitors are known for catastrophic failure when exposed to surge current, and input capacitors are prone to such surge current when power supplies are connected "live" to low impedance power sources. Although tantalum capacitors have been successfully employed at the input, it is generally not recommended.

LOOP COMPENSATION DESIGN

The open loop gain of the whole system can be divided into the gain of the error amplifier,

PWM modulator, buck converter output stage, and feedback resistor divider. In order to cross over at the desired frequency cut-off (f_{co}), the gain of the error amplifier must compensate for the attenuation caused by the rest of the loop at this frequency. The goal of loop compensation is to manipulate

loop frequency response such that its crossover gain at 0db, results in a slope of -20db/decade.

The first step of compensation design is to pick the loop crossover frequency. High crossover frequency is desirable for fast transient response, but often jeopardizes the power supply stability. Crossover frequency should be higher than the ESR zero but less than 1/5 of the switching frequency or 60kHz. The ESR zero is contributed by the ESR associated with the output capacitors and can be determined by:

$$f_{Z(ESR)} = \frac{1}{2\pi \cdot C_{OUT} R_{ESR}}$$

The next step is to calculate the complex conjugate poles contributed by the LC output filter.

$$f_{P(LC)} = \frac{1}{2\pi\sqrt{LC}}$$

When the output capacitors are of a Ceramic Type, the SP7663 Evaluation Board requires a Type III compensation circuit to give a phase boost of 180° in order to counteract the effects of an under damped resonance of the output filter at the double pole frequency.




Fig. 19: SP7663 Voltage Mode Control Loop with Loop Dynamic




Fig. 20: Bode Plot of Type III Error Amplifier Compensation





Fig. 21: Type III Error Amplifier Compensation Circuit

PACKAGE SPECIFICATION

26-PIN DFN



REVISION HISTORY

Revision	Date	Description
2.0.0	03/01/2010	Reformat of Datasheet Changed high and low side switch RDS(on) typical to 21mΩ Changed high and low side switch RDS(on) maximum to 25mΩ Change ESD HBM ratings for pin LX, VINP and PGND to 400V
2.1.0	03/23/2010	Fixed typographical errors Correction of recommended operations V_{IN} and addition of V_{CC} range Corrected R_8 equation Corrected figure 9
2.2.0	08/06/2012	Correction of UV_{IN} input current characteristics Correction of Hiccup timeout characteristics

FOR FURTHER ASSISTANCE

Email: customersupport@exar.com
 Exar Technical Documentation: <http://www.exar.com/TechDoc/default.aspx?>



EXAR CORPORATION

HEADQUARTERS AND SALES OFFICES

48720 Kato Road
 Fremont, CA 94538 – USA
 Tel.: +1 (510) 668-7000
 Fax: +1 (510) 668-7030
www.exar.com

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.