

# TABLE OF CONTENTS

### Section

### <u>Page</u>

1. Electrical Specifications	
2. Functional Description	16
2.1. Theory of Operation	16
2.2. Eye Diagram	17
2.3. Device Operation	18
2.4. Layout Recommendations	20
2.5. Typical Performance Characteristics	21
3. Errata and Design Migration Guidelines	
3.1. Power Supply Bypass Capacitors (Revision C and Revision D)	23
4. Pin Descriptions	24
5. Ordering Guide	
6. Package Outline: 16-Pin QSOP	
7. Land Pattern: 16-Pin QSOP	
8. Top Marking: 16-Pin QSOP	
8.1. 16-Pin QSOP Top Marking	
8.2. Top Marking Explanation	
Document Change List	
Contact Information	



### **1. Electrical Specifications**

#### **Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature*	T <sub>A</sub>	150 Mbps, 15 pF, 5 V	-40	25	125	°C
Supply Voltage	V <sub>DD1</sub>		2.70	—	5.5	V
	V <sub>DD2</sub>		2.70	—	5.5	V
*Note: The maximum ambient temperature and supply voltage.	e is depende	nt on data frequency, outp	out loading, r	number of op	erating cha	nnels,

#### Table 2. Absolute Maximum Ratings<sup>1</sup>

Symbol	Min	Тур	Max	Unit
T <sub>STG</sub>	-65		150	٥C
T <sub>A</sub>	-40		125	٥C
V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	—	6.0	V
VI	-0.5	—	V <sub>DD</sub> + 0.5	V
Vo	-0.5	—	V <sub>DD</sub> + 0.5	V
Ι <sub>Ο</sub>	—	—	10	mA
	_		260	٥C
			1000	V <sub>RMS</sub>
	$ \begin{array}{c}     T_{STG} \\     T_A \\     V_{DD1}, V_{DD2} \\     V_I \\     V_O \\     \end{array} $	$\begin{array}{c c} & T_{STG} & -65 \\ \hline T_A & -40 \\ \hline V_{DD1}, V_{DD2} & -0.5 \\ \hline V_I & -0.5 \\ \hline V_O & -0.5 \\ \hline \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.

2. VDE certifies storage temperature from -40 to 150 °C.



#### **Table 3. Electrical Characteristics**

 $(V_{DD1} = 5 \text{ V}\pm 10\%, V_{DD2} = 5 \text{ V}\pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	_	—	V
Low Level Input Voltage	V <sub>IL</sub>		—	_	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	4.8	—	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—	—	±10	μA
Output Impedance <sup>1</sup>	ZO		—	85	—	Ω
Enable Input High Current	I <sub>ENH</sub>	$V_{ENx} = V_{IH}$	—	2.0	—	μA
Enable Input Low Current	I <sub>ENL</sub>	$V_{ENx} = V_{IL}$	—	2.0	—	μA
	DC Supply	Current (All inputs (	0 V or at Supply)			
Si8455Bx						
V <sub>DD1</sub>		All inputs 0 DC	—	1.6	2.4	
V <sub>DD2</sub>		All inputs 0 DC	—	2.9	4.4	mA
V <sub>DD1</sub>		All inputs 1 DC	—	7.0	10.5	
V <sub>DD2</sub>		All inputs 1 DC	—	3.1	4.7	
Si8442Bx						
V <sub>DD1</sub>		All inputs 0 DC		2.3	3.5	
V <sub>DD2</sub>		All inputs 0 DC	_	2.3	3.5	mA
V <sub>DD1</sub>		All inputs 1 DC		4.5	6.8	
V <sub>DD2</sub>		All inputs 1 DC	—	4.5	6.8	
	urrent (All in	nputs = 500 kHz squa	are wave, CI = 15 pl	on all out	puts)	
Si8455Bx						
V <sub>DD1</sub>				4.3	6.5	mA
V <sub>DD2</sub>			—	3.5	5.3	
Si8442Bx						
V <sub>DD1</sub>				3.6	5.4	mA
V <sub>DD2</sub>			—	3.6	5.4	
	Current (All	inputs = 5 MHz squa	are wave, CI = 15 pF	on all out	outs)	
Si8455Bx						
V <sub>DD1</sub>				4.3	6.5	mA
V <sub>DD2</sub>			—	4.8	6.7	
Si8442Bx						
V <sub>DD1</sub>			—	4.2	5.9	mA
V <sub>DD2</sub>			—	4.2	5.9	
Notes:	1	l			1	1

 The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



# Si844x/5x QSOP

#### Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40$  to 125 °C)


Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Suppl	y Current (All	inputs = 50 MHz squ	are wave, CI = 15	pF on all ou	tputs)	•
Si8455Bx						
V <sub>DD1</sub>			—	4.6	6.9	mA
V <sub>DD2</sub>			—	24	30	
Si8442Bx				11.0	44.0	
V <sub>DD1</sub> V <sub>DD2</sub>				11.8 11.8	14.8 14.8	mA
• 002		Timing Characteris	stics	11.0	11.0	
Si845xAx, Si8442Bx		Thining Onaracteria	5105			
Maximum Data Rate			0		1.0	Mbps
Minimum Pulse Width			• —		250	ns
	4 4	See Figure 2				-
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2			35	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 2	—	_	25	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	—	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	—	35	ns
Si845xBx, Si8442Bx						•
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 2		1.5	2.5	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	0.5	1.8	ns
All Models	1		I			
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF See Figure 2	—	3.8	5.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF See Figure 2		2.8	3.7	ns
Common Mode Transient Immunity	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	—	25		kV/µs
Enable to Data Valid	t <sub>en1</sub>	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State	t <sub>en2</sub>	See Figure 1	—	7.0	9.2	ns
Start-up Time <sup>3</sup>	t <sub>SU</sub>			15	40	μs

Notes:

 The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.










Figure 2. Propagation Delay Timing



#### Table 4. Electrical Characteristics

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	_		V
Low Level Input Voltage	V <sub>IL</sub>		—		0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	V <sub>DD1</sub> ,V <sub>DD2</sub> – 0.4	3.1		V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١ <sub>L</sub>		—	_	±10	μA
Output Impedance <sup>1</sup>	ZO		—	85		Ω
Enable Input High Current	I <sub>ENH</sub>	$V_{ENx} = V_{IH}$	—	2.0	—	μA
Enable Input Low Current	I <sub>ENL</sub>	$V_{ENx} = V_{IL}$	—	2.0		μA
DC	Supply C	urrent (All inputs 0	V or at supply)		1	
Si8455Bx						
V <sub>DD1</sub>		All inputs 0 dc	—	1.6	2.4	
V <sub>DD2</sub>		All inputs 0 dc	—	2.9	4.4	mA
V <sub>DD1</sub>		All inputs 1 dc	—	7.0	10.5	
V <sub>DD2</sub>		All inputs 1 dc	—	3.1	4.7	
Si8442Bx						
V <sub>DD1</sub>		All inputs 0 dc	—	2.3	3.5	
V <sub>DD2</sub>		All inputs 0 dc	—	2.3	3.5	mA
V <sub>DD1</sub>		All inputs 1 dc	—	4.5	6.8	
V <sub>DD2</sub>		All inputs 1 dc	—	4.5	6.8	
1 Mbps Supply Curre	ent (All inpu	ts = 500 kHz squar	e wave, CI = 15 pF	on all out	outs)	
Si8455Bx						
V <sub>DD1</sub>			—	4.3	6.5	mA
V <sub>DD2</sub>			—	3.5	5.3	
Si8442Bx						
V <sub>DD1</sub>			—	3.6	5.4	mA
V <sub>DD2</sub>			—	3.6	5.4	
10 Mbps Supply Cur	rent (All inp	outs = 5 MHz squar	e wave, CI = 15 pF	on all outp	outs)	
Si8455Bx						
V <sub>DD1</sub>			—	4.3	6.5	mA
V <sub>DD2</sub>			—	4.8	6.7	
Si8442Bx						
V <sub>DD1</sub>			—	4.2	5.9	mA
V <sub>DD2</sub>			_	4.2	5.9	

value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



#### Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V}\pm 10\%, V_{DD2} = 3.3 \text{ V}\pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supply C	urrent (All inp	uts = 50 MHz squa	re wave, CI = 15	pF on all ou	tputs)	
Si8455Bx						
V <sub>DD1</sub>			_	4.4	6.6	mA
V <sub>DD2</sub>				16.8	21	
Si8442Bx						
V <sub>DD1</sub>			—	8.6 8.6	10.8 10.8	mA
V <sub>DD2</sub>				0.0	10.0	
	IIr	ning Characteristi	CS			
Si845xBx, Si8442Bx			Γ	-	I	
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t <sub>PHL</sub> ,t <sub>PLH</sub>	See Figure 2	—	—	35	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 2	_	—	25	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	-	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	—	35	ns
Si845xBx, Si8442Bx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width				_	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	0.5	1.8	ns
All Models						
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF See Figure 2	_	4.3	6.1	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF See Figure 2		3.0	4.3	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	—	25	—	kV/µs
Enable to Data Valid	t <sub>en1</sub>	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State	t <sub>en2</sub>	See Figure 1	—	7.0	9.2	ns
Start-up Time <sup>3</sup>	t <sub>SU</sub>			15	40	μs

Notes:

The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



# Si844x/5x QSOP

#### Table 5. Electrical Characteristics<sup>1</sup>

(V\_{DD1} = 2.70 V, V\_{DD2} = 2.70 V, T\_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0		_	V
Low Level Input Voltage	VIL		—		0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	V <sub>DD1</sub> ,V <sub>DD2</sub> – 0.4	2.3		V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	IL		—		±10	μA
Output Impedance <sup>2</sup>	Z <sub>O</sub>		—	85		Ω
Enable Input High Current	I <sub>ENH</sub>	V <sub>ENx</sub> = V <sub>IH</sub>	—	2.0		μA
Enable Input Low Current	I <sub>ENL</sub>	$V_{ENx} = V_{IL}$	—	2.0		μA
		Current (All inputs 0	V or at supply)			
Si8455Bx						
V <sub>DD1</sub>		All inputs 0 DC	_	1.6	2.4	
V <sub>DD2</sub>		All inputs 0 DC	—	2.9	4.4	mA
V <sub>DD1</sub>		All inputs 1 DC		7.0	10.5	
V <sub>DD2</sub>		All inputs 1 DC	—	3.1	4.7	
Si8442Bx						
V <sub>DD1</sub>		All inputs 0 DC		2.3	3.5	
V <sub>DD2</sub>		All inputs 0 DC		2.3	3.5	mA
V <sub>DD1</sub>		All inputs 1 DC		4.5	6.8	
V <sub>DD2</sub>		All inputs 1 DC		4.5	6.8	
	Current (All inp	uts = 500 kHz squar	e wave, CI = 15 pF	on all out	outs)	
Si8455Bx						
V <sub>DD1</sub>				4.3	6.5	mA
V <sub>DD2</sub>			_	3.5	5.3	
Si8442Bx						
V <sub>DD1</sub>				3.6	5.4	mA
V <sub>DD2</sub>			_	3.6	5.4	
	Current (All in	puts = 5 MHz square	e wave, CI = 15 pF	on all outp	outs)	
Si8455Bx						
V <sub>DD1</sub>				4.3	6.5	mA
V <sub>DD2</sub>				4.8	6.7	
Si8442Bx						
V <sub>DD1</sub>			_	4.2	5.9	mA
V <sub>DD2</sub>				4.2	5.9	
			1	=		

1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to  $T_A = 0$  to 85 °C.

2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



# Table 5. Electrical Characteristics<sup>1</sup> (Continued) ( $V_{DD1}$ = 2.70 V, $V_{DD2}$ = 2.70 V, $T_A$ = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supply	y Current (All inp	outs = 50 MHz squa	re wave, CI = 15	pF on all out	tputs)	
Si8455Bx						
V <sub>DD1</sub>			—	4.3	6.5	mA
V <sub>DD2</sub>			—	13.3	16.6	
Si8442Bx						
V <sub>DD1</sub>			—	7.2	9.0	mA
V <sub>DD2</sub>			—	7.2	9.0	
	Ti	ming Characteristi	CS			
Si845xBx, Si8442Bx						
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t <sub>PHL</sub> ,t <sub>PLH</sub>	See Figure 2	—	_	35	ns
Pulse Width Distortion	PWD	See Figure 2	—		25	ns
t <sub>PLH</sub> - t <sub>PHL</sub>						
Propagation Delay Skew <sup>3</sup>	t <sub>PSK(P-P)</sub>		—	—	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	—	35	ns
Si845xBx, Si8442Bx						
Maximum Data Rate			0		150	Mbps
Minimum Pulse Width			—	_	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion	PWD	See Figure 2	—	1.5	2.5	ns
t <sub>PLH</sub> - t <sub>PHL</sub>						
Propagation Delay Skew <sup>3</sup>	t <sub>PSK(P-P)</sub>			2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	0.5	1.8	ns
Notes:	I					

1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to  $T_A = 0$  to 85 °C.

2. The nominal output impedance of an isolator driver channel is approximately 85  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



### Table 5. Electrical Characteristics<sup>1</sup> (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
All Models			I			
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF See Figure 2	—	4.8	6.5	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF See Figure 2	—	3.2	4.6	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	—	25		kV/µs
Enable to Data Valid	t <sub>en1</sub>	See Figure 1		5.0	8.0	ns
Enable to Data Tri-State	t <sub>en2</sub>	See Figure 1		7.0	9.2	ns
Start-up Time <sup>4</sup>	t <sub>SU</sub>			15	40	μs

#### Notes:

 Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T<sub>A</sub> = 0 to 85 °C.

2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

4. Start-up time is the time period from the application of power to valid data at the output.

#### Table 6. Regulatory Information\*

#### CSA

The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

VDE

The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 560  $V_{peak}$  for basic insulation working voltage.

UL

The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.

\*Note: Regulatory Certifications apply to 1.0 kV<sub>RMS</sub> rated devices which are production tested to 1.2 kV<sub>RMS</sub> for 1 sec. For more information, see "5. Ordering Guide" on page 25.



Parameter	Symbol	Test Condition	Value	Unit	
Farameter	Symbol	Test Condition	QSOP-16	Unit	
Nominal Air Gap (Clearance)	L(IO1)		3.6	mm	
Nominal External Tracking (Creepage)	L(IO2)		3.6	mm	
Minimum Internal Gap (Internal Clearance)			0.008	mm	
Tracking Resistance (Proof Tracking Index)	PTI	IEC 60112	600	V <sub>RMS</sub>	
Erosion Depth	ED		0.031	mm	
Resistance (Input-Output) <sup>1</sup>	R <sub>IO</sub>		10 <sup>12</sup>	Ω	
Capacitance (Input-Output) <sup>1</sup>	C <sub>IO</sub>	f = 1 MHz	2.0	pF	
Input Capacitance <sup>2</sup>	Cl		4.0	pF	
Notes:		1		1	

#### Table 7. Insulation and Safety-Related Specifications

1. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1-8 are shorted together to form the first terminal and pins 9-16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.

2. Measured from input pin to ground.

#### Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Conditions	Specification
Basic Isolation Group	Material Group	I
	Rated Mains Voltages <u>≤</u> 150 V <sub>RMS</sub>	I-IV
Installation Classification	Rated Mains Voltages <u>≤</u> 300 V <sub>RMS</sub>	1-111
Installation Classification	Rated Mains Voltages <u>≤</u> 400 V <sub>RMS</sub>	1-11
	Rated Mains Voltages $\leq 600 \text{ V}_{\text{RMS}}$	1-11



#### Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB\*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V <sub>IORM</sub>		560	V peak
Input to Output Test Voltage	V <sub>PR</sub>	Method b1 (V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test, t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC)	1050	V peak
Transient Overvoltage	V <sub>IOTM</sub>	t = 60 sec	4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at $T_S$ , $V_{IO}$ = 500 V	R <sub>S</sub>		>10 <sup>9</sup>	Ω
*Note: Maintenance of the safety data is ensur 40/125/21.	ed by prote	ctive circuits. The Si84xx provides a c	limate classification	of

#### Table 10. Safety Limiting Values<sup>1</sup>

					Ма		
Parameter	Symbol	Test Condition	Min	Тур	Si844x QSOP-16	Si845x QSOP-16	Unit
Case Temperature	Τ <sub>S</sub>		—	—	150	150	°C
Safety input, output, or supply current	۱ <sub>S</sub>	$\theta_{JA} = 105 \text{ °C/W} (QSOP-16),$ V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	_	—	210	215	mA
Device Power Dissipation <sup>2</sup>	P <sub>D</sub>		_	—	275	415	mW
Notes:	•		•		•	•	

1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figures 3 and 4.

2. The Si84xx is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.



Table 11.	Thermal	Characteristics
-----------	---------	-----------------

Parameter	Symbol	Si84xx QSOP-16	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	105	°C/W




Figure 3. (Si844x, QSOP-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2





Figure 4. (Si845x, QSOP-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



### 2. Functional Description

#### 2.1. Theory of Operation

The operation of an Si84xx channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si84xx channel is shown in Figure 5.



#### Figure 5. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 6 for more details.




Figure 6. Modulation Scheme



#### 2.2. Eye Diagram

Figure 7 illustrates an eye-diagram taken on an Si8455. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8455 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 7. Eye Diagram



#### 2.3. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an overview of the output states when the Enable pins are active.

V <sub>I</sub> Input <sup>1,2</sup>	EN Input <sup>1,2,3</sup>	VDDI State <sup>1,4,5</sup>	VDDO State <sup>1,4,5</sup>	V <sub>O</sub> Output <sup>1,2</sup>	Comments
Н	H or NC	Р	Р	Н	Enabled, normal operation.
L	H or NC	Р	Р	L	
X <sup>6</sup>	L	Р	Р	Hi-Z <sup>7</sup>	Disabled.
X <sup>6</sup>	H or NC	UP	Р	L	Upon transition of VDDI from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$ in less than 1 $\mu s.$
X <sup>6</sup>	L	UP	Р	Hi-Z <sup>7</sup>	Disabled.
Х <sup>6</sup>	X <sup>6</sup>	Ρ	UP	Undetermined	Upon transition of VDDO from unpowered to powered, $V_O$ returns to the same state as $V_I$ within 1 $\mu$ s, if EN is in either the H or NC state. Upon transition of VDDO from unpowered to powered, $V_O$ returns to Hi-Z within 1 $\mu$ s if EN is L.

#### Table 12. Si84xx Logic Operation Table

Notes:

1. VDDI and VDDO are the input and output power supplies. V<sub>I</sub> and V<sub>O</sub> are the respective input and output terminals. EN is the enable control input located on the same output side.

- **2.** X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- 3. It is recommended that the enable inputs be connected to an external logic high or low level when the Si84xx is operating in noisy environments.
- 4. "Powered" state (P) is defined as 2.70 V < VDD < 5.5 V.
- 5. "Unpowered" state (UP) is defined as VDD = 0 V.
- 6. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
- 7. When using the enable pin (EN) function, the output pin state goes into a high-impedance state when the EN pin is disabled (EN = 0).



P/N	EN1 <sup>1,2</sup>	EN2 <sup>1,2</sup>	Operation	
Si8442	Н	Х	Outputs A3 and A4 are enabled and follow input state.	
	L	Х	Outputs A3 and A4 are disabled and Logic Low or in high impedance state. <sup>3</sup>	
	Х	Н	Outputs B1 and B2 are enabled and follow input state.	
	Х	L	Outputs B1 and B2 are disabled and Logic Low or in high impedance state. <sup>3</sup>	
Si8455	_	—	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.	

#### Table 13. Enable Input Truth Table<sup>1</sup>

Notes:

 Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are internally pulled-up to local VDD by a 3 µA current source allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si845x is operating in a noisy environment.

**2.** X = not applicable; H = Logic High; L = Logic Low.

3. When using the enable pin (EN) function, the output pin state goes into a high-impedance state when the EN pin is disabled (EN = 0).



#### 2.4. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30  $V_{AC}$ ) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30  $V_{AC}$ ) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Refer to the end-system specification (61010-1, 60950-1, etc.) requirements before starting any design that uses a digital isolator.

The following sections detail the recommended bypass and decoupling components necessary to ensure robust overall performance and reliability for systems using the Si84xx digital isolators.

#### 2.4.1. Supply Bypass

Digital integrated circuit components typically require 0.1  $\mu$ F (100 nF) bypass capacitors when used in electrically quiet environments. However, digital isolators are commonly used in hazardous environments with excessively noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1  $\mu$ F bypass capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is recommended that the designer add 50 to 100  $\Omega$  resistors in series with the VDD supply voltage source and 50 to 300  $\Omega$  resistors in series with the digital inputs/outputs (see Figure 8). For more details, see "3. Errata and Design Migration Guidelines" on page 23.

All components upstream or downstream of the isolator should be properly decoupled as well. If these components are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to  $300 \Omega$  resistors protect the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are exceeded). Functional operation should be restricted to the conditions specified in Table 1, "Recommended Operating Conditions," on page 4.

#### 2.4.2. Pin Connections

No connect pins are not internally connected. They can be left floating, tied to V<sub>DD</sub>, or tied to GND.

#### 2.4.3. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 85  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in mind the recommendations described in "2.4.1. Supply Bypass" above.




Figure 8. Recommended Bypass Components for the Si84xx Digital Isolator Family



#### 2.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 3, 4, and 5 for actual specification limits.








Figure 9. Si8455 Typical V<sub>DD1</sub> Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation












Figure 12. Propagation Delay vs. Temperature



## Si844x/5x QSOP




Figure 13. Si84xx Time-Dependent Dielectric Breakdown



### 3. Errata and Design Migration Guidelines

No errata exist for Revision D. However, the following recommendations apply to Revision D devices. See "5. Ordering Guide" on page 25 for more details.

#### 3.1. Power Supply Bypass Capacitors (Revision C and Revision D)


When using the Si844x isolators with power supplies  $\geq$  4.5 V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a  $\geq$  4.5 V supply). Although rise time is power supply dependent,  $\geq$  1 µF capacitors are required on both power supply pins (VDD1, VDD2) of the isolator device.

#### 3.1.1. Resolution

For recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 20. Additionally, refer to "5. Ordering Guide" on page 25 for current ordering information.



### 4. Pin Descriptions



Name	SOIC-16 Pin#	Туре	Description (Si8442)	Description (Si8455)
V <sub>DD1</sub>	1	Supply	Side 1 power supply	Side 1 power supply
GND1	2	Ground	Side 1 ground	Side 1 ground
A1	3	Digital Input	Side 1 digital input	Side 1 digital input
A2	4	Digital Input	Side 1 digital input	Side 1 digital input
A3	5	Digital I/O	Side 1 digital output	Side 1 digital input
A4	6	Digital I/O	Side 1 digital output	Side 1 digital input
A5/EN1	7	Digital Input	Side 1 active high enable	Side 1 digital input
GND1	8	Ground	Side 1 ground	Side 1 ground
GND2	9	Ground	Side 2 ground	Side 2 ground
B5/EN2	10	Digital Input or Enable	Side 2 active high enable	Side 2 digital output
B4	11	Digital I/O	Side 2 digital input	Side 2 digital output
B3	12	Digital I/O	Side 2 digital input	Side 2 digital output
B2	13	Digital Output	Side 2 digital output	Side 2 digital output
B1	14	Digital Output	Side 2 digital output	Side 2 digital output
GND2	15	Ground	Side 2 ground	Side 2 ground
V <sub>DD2</sub>	16	Supply	Side 2 power supply	Side 2 power supply



VDD2

GND2

B1

B2

ВЗ

\_\_\_\_В4

B5

GND2

RF RCVR

RF RCVR

RF RCVR

RF RCVR

0 RF RCVR

Si8455

### 5. Ordering Guide


Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Temp Range	Package Type
Si8442BA-D-IU	2	2	150	1 kVrms	–40 to 125 °C	QSOP-16
Si8455BA-B-IU	5	0	150	1 kVrms	-40 to 125 C	Q30F-10
*Note: All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.						

Table 14. Ordering Guide for Valid OPNs\*



### 6. Package Outline: 16-Pin QSOP

Figure 14 illustrates the package details for the Si84xx in a 16-pin QSOP package. Table 15 lists the values for the dimensions shown in the illustration.



#### Table 15. Package Diagram Dimensions

Dimension	Min	Мах	
A	—	1.75	
A1	0.10	0.25	
A2	1.25	—	
b	0.20	0.30	
С	0.17	0.25	
D	4.89 E	BSC	
E	6.00 E	BSC	
E1	3.90 BSC		
e	0.635 BSC		
L	0.40	1.27	
L2	0.25 BSC		
h	0.25	0.50	



Dimension	Min	Max		
θ	0°	8°		
aaa	0.10			
bbb	0.20			
CCC	0.10			
ddd 0.25				
<ol> <li>Notes:         <ol> <li>All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>Dimensioning and Tolerancing per ANSI Y14.5M-1994.</li> <li>This drawing conforms to the JEDEC Solid State Outline MO-137, Variation AB.</li> <li>Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification</li> </ol> </li> </ol>				


#### Table 15. Package Diagram Dimensions (Continued)

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



### 7. Land Pattern: 16-Pin QSOP

Figure 15 illustrates the recommended land pattern details for the Si84xx in a 16-pin QSOP. Table 16 lists the values for the dimensions shown in the illustration.






#### Table 16. 16-Pin QSOP Land Pattern Dimensions

Dimension	Feature	(mm)		
C1	Pad Column Spacing	5.40		
E	Pad Row Pitch	0.635		
X1	Pad Width	0.40		
Y1	Pad Length	1.55		
<ul> <li>Notes:</li> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOP63P602X173-16N for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ul>				



### 8. Top Marking: 16-Pin QSOP

#### 8.1. 16-Pin QSOP Top Marking



#### 8.2. Top Marking Explanation

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series XY = Channel Configuration X = # of data channels (5, 4) Y = # of reverse channels (2, 0)* S = Speed Grade A = 1 Mbps; B = 150 Mbps V = Insulation rating A = 1 kV
Line 2 Marking:	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol
	YY = Year WW = Work Week	Assigned by the assembly subcontractor. Corresponds to the year and work week of the mold date.
	TTTTTT = Mfg code	Manufacturing code from assembly purchase order form.
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.
*Note: Si8455 has 0 rev	verse channels.	



### **DOCUMENT CHANGE LIST**

#### **Revision 0.1 to Revision 1.0**

- Changed document name from Si84x/5x QSOP to Si844x/5x QSOP.
- Updated "Features" on page 1.
- Moved Tables 1 and 2 to page 4.
- Updated Tables 6, 7, 8, and 9.
- Updated Table 12 footnotes.
- Added Figure 13, "Si84xx Time-Dependent Dielectric Breakdown," on page 22.

#### **Revision 1.0 to Revision 1.1**

- Deleted all references to 2.5 kV<sub>RMS</sub>
- Updated Table 6, "Regulatory Information\*," on page 12.
- Updated Figure 13, "Si84xx Time-Dependent Dielectric Breakdown," on page 22.
- Updated "2.4.1. Supply Bypass" on page 20.
- Added Figure 8, "Recommended Bypass Components for the Si84xx Digital Isolator Family," on page 20.
- Updated "3.1. Power Supply Bypass Capacitors (Revision C and Revision D)" on page 23.



NOTES:



### **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

