# **Table of Contents**

1.	Ordering Guide	. 3
	1.1 Product Identification	. 4
2.	Functional Description	. 5
3.	Electrical Specifications	. 6
4.	FXS Features	. 18
	4.1 DC Feed Characteristics	.18
	4.2 Linefeed Operation States	.18
	4.3 Line Voltage and Current Monitoring	.18
	4.4 Power Monitoring and Power Fault Detection	.18
	4.5 Thermal Overload Shutdown	.19
	4.6 Loop Closure Detection	.19
	4.7 Ground Key Detection	.19
	4.8 Ringing Generation	.19
	4.9 Polarity Reversal	.20
	4.10 Two-wire Impedance Synthesis	.20
	4.11 Transhybrid Balance Figure	.20
	4.12 Tone Generators	.20
	4.13 DTMF Detection (Si32193 Only)	.20
	4.14 Pulse Metering	.20
	4.15 DC-DC Controller	.20
	4.16 Wideband Audio	.20
	4.17 Test Facilities	.21
5.	System Interfaces	.22
	5.1 Integrated Serial Interface	.22
	5.2 Input/Output Voltage Selection	.22
6.	Pin Descriptions	23
	6.1 Pin Descriptions: 38 Pin QFN (Si32192/3)	.23
7.	Package Outline	26
	7.1 Package Outline: 38-Pin QFN	.26
8.	Land Pattern	.28
	8.1 Land Pattern: 38-Pin QFN	.28
9.	Top Marking	30
	9.1 Top Marking 38-pin QFN	
10	). Revision History	31

# 1. Ordering Guide

Table 1.1. Si3219x Ordering Guide

P/N	Description	Package Type <sup>2</sup>	Max V <sub>BAT</sub>	Temperature
Si32192-A-FM1	i32192-A-FM1 Wideband FXS, ISI interface, parametric MLT		–100 V	0 to 70 °C
Si32192-A-GM1	Si32192-A-GM1 Wideband FXS, ISI interface, parametric MLT		–100 V	–40 to 85 °C
Si32193-A-FM1	Wideband FXS, ISI interface, parametric MLT, DTMF detection	QFN38	–100 V	0 to 70 °C
Si32193-A-GM1	Wideband FXS, ISI interface, parametric MLT, DTMF detection	QFN38	–100 V	–40 to 85 °C
Si32192-A-ZM1	Wideband FXS, ISI interface, parametric MLT, customer-specific	QFN38	–100 V	0 to 70 °C
Si32192-A-ZM2	Wideband FXS, ISI interface, parametric MLT, customer-specific	QFN38	–100 V	0 to 70 °C
Si32193-A-ZM1	Wideband FXS, ISI interface, parametric MLT, DTMF detection, customer-specific	QFN38	–100 V	0 to 70 °C
Si32193-A-ZM2	Wideband FXS, ISI interface, parametric MLT, DTMF detection, customer-specific	QFN38	–100 V	0 to 70 °C

# Note:

- 1. Adding the suffix "R" to the part number (e.g. Si3219x-A-FMR) denotes tape and reel.
- 2. QFN Quad-Flat No-leads.

Table 1.2. Ordering GuideSi3219x Evaluation Kits

Part Number	Description	V <sub>BAT</sub> Max <sup>1</sup>
Si32193ACB10SL0EVB	ISI Wideband FXS with DTMF detection and low-cost capacitive boost dc-dc converter EVB	–100 V


#### Note:

1. EVB  $V_{BAT}$  max may be limited by BOM option.


# 1.1 Product Identification

The product identification number is a finished goods part number or is specified by a finished goods part number, such as a special customer part number.

Example:



#### 2. Functional Description



Si3219x

Figure 2.1. Si3219x Functional Block Diagram

The Si3219x series provides all SLIC, codec, DTMF detection, and signal generation functions needed for one complete analog telephone interface. The Si3219x performs all battery, over-voltage, ringing, supervision, codec, hybrid, and test (BORSCHT) functions; it also supports extensive metallic loop and self-test capabilities.

The Si3219x supports wideband audio (150 Hz–6.8 kHz) compliant with PKT-SP-HDV-104-120823, and is configurable to support the full ITU-T-G.722-201209 bandwidth (50 Hz–7 kHz). The wideband mode provides an expanded audio band with a 16 kHz sample rate for enhanced audio quality.

The Si3219x series supports a 3-wire ISI digital interface.

The Si3219x incorporates a programmable dc-dc converter controller that reacts to line conditions to provide the optimal battery voltage required for each line-state. Si3219x ICs are available with voltage ratings of –100 V.

Programmable on-hook voltage, programmable off-hook loop current, reverse polarity operation, loop or ground start operation, and on-hook transmission are supported. Loop current and voltage are continuously monitored by an integrated monitoring ADC.

The Si3219x single ProSLIC devices support ringing with or without a programmable dc offset and can operate in low-power ringing and adaptive-ringing modes. The available voltage offset, frequency, waveshape, and cadence options are designed to ring the widest variety of terminal devices and to reduce external controller requirements.

A complete audio transmit and receive path is integrated, including ac impedance and hybrid gain. These features are software-programmable, allowing a single hardware design to meet global requirements.

# 3. Electrical Specifications

**Table 3.1. Recommended Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Temperature	T <sub>A</sub>	F-grade, Z-grade	0	25	70	°C
		G-grade	<del>-4</del> 0	25	85	°C
Silicon Junction Temperature, High Voltage Die	T <sub>JHV</sub>	Continuous	_	_	Internally Limited	°C
Silicon Junction Temperature, Low Voltage Die	$T_JLV$	Continuous	_	_	125	°C
Supply Voltages	V <sub>DDD</sub> , V <sub>DDA</sub>		3.13	3.3	3.47	V
Battery Voltage <sup>2</sup>	V <sub>BAT</sub>		-100	_	<b>–15</b>	V
IO Supply Voltage	V <sub>DDIO</sub>		1.71	_	3.47	V

- 1. All minimum and maximum specifications apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.
- 2. Minimum and maximum battery voltage limits are dependent upon loop conditions and dc-dc converter configuration.

**Table 3.2. Power Supply Characteristics** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Currents:	I <sub>DD</sub>	$V_T$ and $V_R$ = Hi-Z , RSTB = 0	_	5.13	_	mA
Reset	I <sub>VBAT</sub>	VT and VR - 111-2, NOTB - 0	_	_	_	mA
Supply Currents:	I <sub>DD</sub>	$V_T$ and $V_R$ = Hi-Z	_	11.15	_	mA
High Impedance, Open	I <sub>VBAT</sub>	V T aliu VR - ΠΙ-Δ	_	0.6	_	mA
Supply Currents:	I <sub>DD</sub>	V <sub>TR</sub> = -48 V,	_	11.6	_	mA
Forward/Reverse, On-hook	I <sub>VBAT</sub>	Automatic Power Save Mode Enabled	_	0.6	_	mA
Supply Currents:	I <sub>DD</sub>	V <sub>TR</sub> = -48 V,	_	30.44	_	mA
Forward/Reverse, On-hook	I <sub>VBAT</sub>	Automatic Power Save Mode Disabled	_	2.1	_	mA
O. male O. marete	I <sub>DD</sub>	$V_T$ or $V_R = -48 \text{ V}$	_	11.5	_	mA
Supply Currents: Tip/Ring Open, On-hook	hora	$V_R$ or $V_T$ = Hi-Z,		0.4		mA
Tip/King Open, On-nook	I <sub>VBAT</sub>	Automatic Power Save Mode Enabled	_	0.4	_	liiA
Supply Currents:	I <sub>DD</sub>	$V_T$ or $V_R = -48 \text{ V}$	_	30.6	_	mA
Tip/Ring Open, On-hook	I <sub>VBAT</sub>	$V_R$ or $V_T$ = Hi-Z,	_	1.3		mA
Tip/ting Open, on nook	IVBAI	Automatic Power Save Mode Disabled		1.0		1101
Supply Currents:	I <sub>DD</sub>	- V <sub>TR</sub> = 48 V	_	44.7	_	mA
Forward/Reverse OHT, On-hook	I <sub>VBAT</sub>	V   R - 40 V	_	2.9		mA
Supply Currents:	I <sub>DD</sub>		_	44.4	_	mA
Forward/Reverse Active, Off-hook	I <sub>VBAT</sub>	$I_{LOOP}$ = 20 mA, $R_{LOAD}$ = 200 $Ω$	_	21.65	_	mA
Supply Currents:	I <sub>DD</sub>	$V_{TR}$ = 55 $V_{RMS}$ + 0 $V_{DC}$ ,	_	33.8	_	mA
Ringing	lvp.	low power ringing, sinusoidal,		24.4		mA
Tanging	IVBAI	$I_{VBAT}$		24.4		111/4

- 1. All specifications are for a tracking low-cost capacitive boost dc-dc converter at 25 °C.  $V_{DDD}$ ,  $V_{DDA}$  = 3.3 V;  $V_{DDA}$  = 12 V.
- 2.  $I_{DD}$  includes  $I_{DDIO} + I_{DDD} + I_{DDA}$ .

**Table 3.3. AC Characteristics** 

Parameter	Test Condition	Min	Тур	Max	Unit	
TX/RX Performance						
Overload Compression	2-Wire - PCM	See Figure 3.4 Overload Compres- sion Per- formance on page 14.	_	_		
Single Frequency Distortion	200 Hz to 3.4 kHz (μ-law/A-law)	_	_	-40	dB	
Single Frequency Distortion	200 Hz to 3.4 kHz (16-bit linear)	_	_	-63	dB	
Signal-to-(Noise + Distortion) Ratio <sup>1</sup>	200 Hz to 3.4 kHz transmit or receive path Active off-hook, and OHT, any $Z_T$	See Figure 3.3 Transmit and Receive Path SNDR on page 13.	_	_		
Audio Tone Generator Signal-to- Distortion Ratio <sup>1</sup>	0 dBm0, Active off-hook, and OHT, any Z <sub>T</sub>	46	_	_	dB	
Intermodulation Distortion		_	_	-41	dB	
Gain Accuracy <sup>1</sup>	2-Wire to PCM or PCM to 2-Wire					
	1014 Hz, Any gain setting	-0.2	_	0.2	dB	
Attenuation Distortion vs. Frequency	0 dBm 0 <sup>5</sup>	See Figure 3.5 Receive Path Frequency Response on page 14 and Figure 3.6 Transmit Path Frequency Response on page 15.				
Group Delay vs. Frequency			re 3.8 Receive	oup Delay Disto Group Delay I e 16.		
Gain Tracking <sup>2</sup>	1014 Hz sine wave, reference level –10 dBm, Signal level: 3 dB to –37 dB	_	_	0.25	— dB	
	-37 dB to -50 dB	_	_	0.5	dB	
	–50 dB to –60 dB	_	_	1.0	dB	
Round-Trip Group Delay	1014 Hz, Within same time-slot	_	450	500	μs	
2-Wire Return Loss <sup>3</sup>	200 Hz to 3.4 kHz	26	30	_	dB	
Transhybrid Balance <sup>3</sup>	300 Hz to 3.4 kHz	26	30	_	dB	
Noise Performance		1		<u> </u>	<u> </u>	
Idle Channel Noise <sup>4</sup>	C-Message weighted	_	8	14	dBrnC	
Tule Chaille NUISE	Psophometric weighted	_	-82	<b>–76</b>	dBmP	
PSRR from V <sub>DDD</sub> , V <sub>DDIO @</sub> 3.3 V	RX and TX, 200 Hz to 3.4 kHz	_	55	_	dB	

Parameter	Test Condition	Min	Тур	Max	Unit
Longitudinal Performance			'		•
Longitudinal to Metallic/PCM Balance (forward or reverse)	200 Hz to 1 kHz	_	60	_	dB
	1 kHz to 3.4 kHz	_	58	_	dB
Metallic/PCM to Longitudinal Balance	200 Hz to 3.4 kHz — — –		_	dB	
Longitudinal Impedance	200 Hz to 3.4 kHz at TIP or RING	_	50	_	Ω
Longitudinal Current Capability	Active off-hook 60 Hz Reg 73 = 0x0B	_	25	_	mA

- 1. Analog signal measured as  $V_{\text{TIP}} V_{\text{RING}}$ . Assumes ideal line impedance matching.
- 2. The quantization errors inherent in the  $\mu$ /A-law companding process can generate slightly worse gain tracking performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM sampling rate.
- 3.  $V_{DD}$  = 3.3 V,  $V_{BAT}$  = -52 V, no fuse resistors;  $R_L$  = 600  $\Omega$ ,  $Z_S$  = 600  $\Omega$  synthesized using RS register coefficients.
- 4. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed -55 dBm.
- 5.0 dBm 0 is equal to 0 dBm into 600  $\Omega$ .

**Table 3.4. Linefeed Characteristics** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		Differential	_	_	45	mA
DC Feed Current		Common Mode	_	_	30	mA
		Differential + Common Mode	_	_	45	mA
DC Loop Current Accuracy		I <sub>LIM</sub> = 18 mA		10	%	
DC Open Circuit Voltage Accuracy		Active Mode; V <sub>OC</sub> = 48 V, V <sub>TIP</sub> - V <sub>RING</sub>	_	_	4	V
DC Differential Output Resistance	R <sub>DO</sub>	I <sub>LOOP</sub> < I <sub>LIM</sub>	160	_	640	Ω
DC On-Hook Voltage Accuracy- Ground Start (TIP Open)	V <sub>OHTO</sub>	$I_{RING} < I_{LIM}$ ; $V_{RING}$ wrt ground, $V_{RING} = -51 \text{ V}$	_	_	4	V
DC Output Resistance-Ground Start (TIP Open)	R <sub>ROTO</sub>	I <sub>RING</sub> < I <sub>LIM</sub> ; RING to ground	I <sub>RING</sub> < I <sub>LIM</sub> ; RING to ground 160		640	Ω
DC Output Resistance-Ground Start (TIP Open)	R <sub>TOTO</sub>	TIP to ground	400	_	_	kΩ
Loop Closure Detect Threshold Accuracy		I <sub>THR</sub> = 13 mA	_	_	10	%
Ground Key Detect Threshold Accuracy		I <sub>THR</sub> = 13 mA	_	_	10	%
Ring Trip Threshold Accuracy		AC detection, V <sub>RING</sub> = 70 Vpk, no offset, I <sub>TH</sub> = 80 mA	_	_	4	mA
King Trip Threshold Accuracy		DC detection, 20 V dc offset, I <sub>TH</sub> = 13 mA	_	_	1	mA
Ringing Amplitude	V <sub>RINGING</sub>	Open circuit, V <sub>BAT</sub> = -100 V	-100	_	_	V <sub>PK</sub>
Sinusoidal Ringing Total Harmonic Distortion	R <sub>THD</sub>	50 V <sub>RMS</sub> , 0 V <sub>OFFSET</sub> , 0–5 REN	_	1	_	%
Ringing Frequency Accuracy		f = 16 Hz to 60 Hz	_	_	1	%
Ringing Cadence Accuracy		Accuracy of ON/OFF times	_	_	50	ms
Loop Voltage Sense Accuracy		V <sub>TIP</sub> – V <sub>RING</sub> = 48 V —		2	4	%
Loop Current Sense Accuracy		I <sub>LOOP</sub> = 18 mA	_	7	10	%

Table 3.5. Digital I/O Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High-Level Input Voltage	V <sub>IH</sub>	PSCLK, RSTB, ISI_MOSI	0.7 x V <sub>DDIO</sub>	_	V <sub>DDIO</sub>	V
Low-Level Input Voltage	V <sub>IL</sub>	PSCLK, RSTB, ISI_MOSI	_	_	0.3 x V <sub>DDIO</sub>	V
High-Level Output Voltage	V <sub>OH</sub>	ISI_MISO, I <sub>O</sub> = -4 mA	V <sub>DDIO</sub> – 0.6	_	_	V
Low-Level Output Voltage	V <sub>OL</sub>	ISI_MISO, I <sub>O</sub> = 4 mA	_	_	0.4	V
Input Leakage Current	ΙL		_	_	10	μΑ

**Table 3.6. Charge Pump Characteristics** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage (DCDRV, DCFF)	V <sub>CP</sub>		2 x V <sub>DDD</sub> – 1	_	2 x V <sub>DDD</sub>	V
Output Current	I <sub>CP</sub>		_	_	3 <sup>1</sup>	mA

1. Peak drive current capability is >60 mA.

Table 3.7. Switching Characteristics (General Inputs)

Parameter	Symbol	Min	Тур	Max	Unit
RSTB Pulse Width	t <sub>RST</sub>	200	_	_	μs
RSTB High to First Register/RAM Access	t <sub>RCS</sub>	5	_	_	ms

- 1. All timing is referenced to the 50% level of the waveform. Input test levels are  $V_{IH} = V_{DDIO} 0.4 \text{ V}$ ,  $V_{IL} = 0.4 \text{ V}$ . Rise and Fall times are referenced to the 20% and 80% levels of the waveform.
- 2. MSIF\_LOCK signal on SoC must be active before valid SPI communication.




Figure 3.1. Si3219x Reset Timing Diagram

Table 3.8. Switching Characteristics (ISI)

Parameter	Symbol	Min	Тур	Max	Unit
Setup Time, ISI_MOSI to PSCLK Fall	t <sub>su</sub>	7.5	_	_	ns
Hold Time, ISI_MOSI to PSCLK Fall	t <sub>h</sub>	5	_	_	ns
Delay Time, PSCLK Rise to ISI_MISO	t <sub>d</sub>	_	_	16	ns
PSCLK Period	t <sub>p</sub>	_	40.69	_	ns
PSCLK Duty Cycle		40	50	60	%

1. Timing should be guaranteed by ISI-enabled host SoC.




Figure 3.2. ISI Timing Diagram

**Table 3.9. Thermal Conditions** 

Parameter	Symbol	Test Condition	Value	Unit
Storage Temperature Range	T <sub>STG</sub>		-55 to 150	°C
The second Decision of Table 201	$\theta_{JA}$		35	°C/W
Thermal Resistance, Typical QFN-38 <sup>1</sup>	$\theta_{JC}$		15	°C/W
Maximum Junction Temperature, (High Voltage Die) <sup>3</sup>	T <sub>JHV</sub>	Continuous	Internally Limited	°C
Maximum Junction Temperature (Low Voltage Die) <sup>2</sup>	$T_JLV$		125	°C

- 1. The thermal resistance of an exposed pad package is assured when the recommended printed circuit board layout guidelines are followed correctly. The specified performance requires that the exposed pad be soldered to an exposed copper surface of at least equal size and that multiple vias are added to enable heat transfer between the top-side copper surface and a large internal/bottom copper plane. Thermal resistance values are empirical measurements taken from Silicon Labs 2-Layer EVBs.
- 2. Operation of the Si3219x above 125 °C junction temperature may degrade device reliability.
- 3. Si3219x linefeed is equipped with on-chip thermal limiting circuitry that shuts down the circuit when the junction temperature exceeds the thermal shutdown threshold. The thermal shutdown threshold is normally set to 145 °C; when in the ringing state the thermal shutdown is set to 200 °C.

**Table 3.10. Absolute Maximum Ratings** 

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub> , V <sub>DDIO</sub>	-0.5 to 4.0	V
Digital Input Voltage	V <sub>IND</sub>	-0.3 to VDDIO + 0.5	V
Battery Supply Voltage	V <sub>BAT</sub>	+0.4 to 102	V
Tip or Ring Voltage	V <sub>TIP</sub> , V <sub>RING</sub>	V <sub>BAT</sub> – 0.4	V
TIP, RING Current	I <sub>TIP</sub> , I <sub>RING</sub>	±100	mA

1. Permanent device damage may occur or the reliability of the device may be affected if the device is operated at or above the absolute maximum ratings.




Figure 3.3. Transmit and Receive Path SNDR





Figure 3.4. Overload Compression Performance






Figure 3.5. Receive Path Frequency Response




Figure 3.6. Transmit Path Frequency Response




Figure 3.7. Transmit Group Delay Distortion




Figure 3.8. Receive Group Delay Distortion




Figure 3.9. Receive Wideband Frequency Response




Figure 3.10. Transmit Wideband Frequency Response

#### 4. FXS Features

#### 4.1 DC Feed Characteristics

ProSLIC internal linefeed circuitry provides completely programmable dc feed characteristics.

When in the active state, the ProSLIC operates in one of three dc linefeed operating regions: a constant-voltage region, a constant-current region, or a resistive region, as shown in the figure below. The constant-voltage region has a low resistance, typically 160  $\Omega$ . The constant-current region approximates infinite resistance.




Figure 4.1. Dual ProSLIC DC Feed Characteristics

#### 4.2 Linefeed Operation States

The linefeed interface includes eight different register-programmable operating states as listed in Table 4.1 Linefeed Operating States on page 19. The Open state is the default condition in the absence of any preloaded register settings. The device may also automatically enter the open state in the event of a linefeed fault condition.

#### 4.3 Line Voltage and Current Monitoring

The ProSLIC continuously monitors the TIP, RING, and battery voltages and currents via an on-chip Monitor ADC and stores the resulting values in individual RAM locations. Additionally, VTIP, VRING, loop current, and longitudinal current values are calculated based on the differential and common mode voltage measurements. The ADC updates all registers at a rate of 2 kHz or greater.

# 4.4 Power Monitoring and Power Fault Detection

The Si3219x line monitoring functions are used to continuously protect against excessive power conditions.

If the Si3219x detects an overpower condition, it automatically sets that device to the open state and generates a "power alarm" interrupt.

The interrupt can be masked, but masking the automatic transition to open is not recommended since it is used to protect the Si3219x HVIC under excessive power conditions.

#### 4.5 Thermal Overload Shutdown

If the die temperature exceeds the maximum junction temperature threshold, TJmax, of 145 °C or 200 °C (depending on the operating state), the device has the ability to shut itself down to a low-power state without user intervention. A thermal alarm interrupt is generated to notify host that the device has been switched to open state.

**Table 4.1. Linefeed Operating States** 

Linefeed State	Description
Open	Output is high-impedance and audio is not transmitted. This is the default state after powerup or following a hardware reset. This state can also be used in the presence of line fault conditions and to generate open switch intervals (OSIs). This state is used in line diagnostics mode as a high impedance state during linefeed testing. A power fault condition may also force the device into the open state.
Forward Active Reverse Active	Linefeed circuitry and audio are active. In Forward Active state, the TIP lead is more positive than the RING lead; in Reverse Active state, the RING lead is more positive than the TIP lead.
Forward OHT Reverse OHT	Provides data transmission during an on-hook loop condition (e.g., transmitting caller ID data between ringing bursts). Linefeed circuitry and audio are active. In Forward OHT state, the TIP lead is more positive than the RING lead; in Reverse OHT state, the RING lead is more positive than the TIP lead.
TIP Open	Provides an active linefeed on the RING lead and sets the TIP lead to high impedance (≥400 kΩ) for ground start operation in forward polarity. Loop closure and ground key detect circuitry are active.
RING Open	Provides an active linefeed on the TIP lead and sets the RING lead to high impedance (≥400 kΩ) for ground start operation in reverse polarity. Loop closure and ground key detect circuitry are active.
Ringing	Drives programmable ringing signal onto TIP and RING leads with or without dc offset.

#### 4.6 Loop Closure Detection

The Si3219x provides a completely programmable loop closure detection mechanism. The loop closure detection scheme provides two unique thresholds to allow hysteresis, and also includes a programmable debounce filter to eliminate false detection. A loop closure detect status bit provides continuous status, and a maskable interrupt bit is also provided.

#### 4.7 Ground Key Detection

The Si3219x provides a ground key detect mechanism using a programmable architecture similar to the loop closure scheme. The ground key detect scheme provides two unique thresholds to allow hysteresis and also includes a programmable debounce filter to eliminate false detection. A ground key detect status bit provides continuous status, and a maskable interrupt bit is also provided.

#### 4.8 Ringing Generation

The Si3219x supports the patented Low-Power Ringing (LPR) method exclusively, which when used with a tracking battery scheme, maximizes the ringing power transfered to the load and reduces overall power consumption. Ringing is fully programmable including frequency, amplitude, dc offset, wave shape and crest factor. The Si3219x also supports automatic ring cadencing and ringtrip detection (AC and DC).




Figure 4.2. Ringing Mode

#### 4.9 Polarity Reversal

The Si3219x supports polarity reversal for message waiting and various other signaling modes. The ramp rate can be programmed for a smooth or abrupt transition to accommodate different application requirements.

#### 4.10 Two-wire Impedance Synthesis

The ac two-wire impedance synthesis is generated on-chip using a DSP-based scheme to optimally match the output impedance of the Si3219x to the reference impedance. Most real or complex two-wire impedances can be generated with appropriate register coefficients.

#### 4.11 Transhybrid Balance Figure

The trans-hybrid balance function is implemented on-chip using a DSP-based scheme to effectively cancel the reflected receive path signal from the transmit path.

#### 4.12 Tone Generators

The Si3219x includes two digital tone generators that allow a wide variety of single- or dual-tone frequency and amplitude combinations. Each tone generator has its own set of registers that hold the desired frequency, amplitude, and cadence to allow generation of DTMF and call progress tones for different requirements. The tones can be directed to either receive or transmit paths.

# 4.13 DTMF Detection (Si32193 Only)

In DTMF, two tones generate a DTMF digit. One tone is chosen from four possible row tones, and one tone is chosen from four possible column tones. The sum of these tones constitutes one of 16 possible DTMF digits.

#### 4.14 Pulse Metering

The pulse metering system for the Si3219x is designed to inject a 12 or 16 kHz billing tone into the audio path with maximum amplitude of 0.85 VRMS at TIP and RING into a 200  $\Omega$  ac load impedance. The tone is generated in the DSP via a table lookup that guarantees spectral purity by not allowing drift. The tone will ramp up until it reaches a host-programmed threshold, at which point it will maintain that level until instructed to ramp down, thuscreating a trapezoidal envelope.

The amplitude is controlled by an automatic gain control circuit (AGC). While the tone is ramping up, the AGC takes the feedback audio and applies it to a band pass filter, which is programmed for the 12 or 16 kHz frequency of interest. When the peak is detected, the ramp is stopped.

#### 4.15 DC-DC Controller

The Si3219x-C devices integrate a dc-dc controller to control an external tracking dc-dc converter which generates the high voltage supply (VBAT) to the SLIC. The tracking VBAT voltage generated from a single positive dc input is optimized to minimize power consumption by closely tracking the SLIC state, even tracking the ringing waveforms.

The dc-dc controller output DCDRV is driven by an internal charge pump which allows it to connect directly to the gate of the MOSFET switch of the dc-dc converter. This eliminates the need for the MOSFET predrive circuit that is typically required when other SLICs are used with a MOSFET with VTH greater than V<sub>DDD</sub>. See Table 3.6 Charge Pump Characteristics on page 11.

#### 4.16 Wideband Audio

The Si3219x supports wideband audio (150 Hz–6.8 kHz) compliant with PKT-SP-HDV-104-120823, and is configurable to support the full ITU-T-G.722-201209 bandwidth (50 Hz–7 kHz). The wideband provides an expanded audio band at a 16-bit, 16 kHz sample rate for enhanced audio quality while maintaining standard telephony audio compatibility. Wideband audio samples are transmitted and received at an effective 16 kHz rate by using multiple timeslots in a single 8 kHz frame.

#### 4.17 Test Facilities

The Si3219x supports a rich set of metallic loop tests to diagnose external faults, as well as a set of inward self-tests to support diagnostics of the Si3219x-based voice port. Implementation of metallic loop tests required the ProSLIC® MLT API, while the inward self-tests are included in the standard ProSLIC® API.

**Table 4.2. Supported Tests** 

Test	Description	
Metallic Loop Tests		
Voltages	Measures ac and dc voltages from T-R, T-G, and R-G.	
Receiver Off-hook	Discriminates between resistive fault and off-hook terminating device.	
REN	Measures Ringer Equivalence Number (REN).	
REN Capacitance	Measures T-R capacitance of on-hook load.	
Capacitance	Measures 3-Terminal Capacitance.	
Resistance	Measures resistance from T-R, T-G, or R-G.	
Inward Self-Tests		
PCM Loopback	Configures Si3219x for 8- or 16-bit PCM loopback.	
DC Feed	Verify dc Feed I/V and loop closure using integrated test load.	
Ringing and Ringtrip	Verify ringing voltage (ac and dc). Optional ringtrip check to support system level signaling verification.	
Battery	Verify VBAT.	
Audio Gain	Measure gain of RX (host to line) and TX (line to host) paths without using an external load, test equipment, or requiring the host to provide audio samples.	

In addition to these specific test suites, the user is free to use the general test facilities listed in the following table:

**Table 4.3. General Test Facilities** 

Test	Description
Monitor ADC	Provides TIP/RING voltages (inside and outside overcurrent protection), TIP/RING currents and VBAT voltage.
Audio Diagnostic Filters	Three cascaded second-order Biquad filters with peak hold and averaging capabilities.
Loopback Modes	Digital and analog loopback modes to isolate portions of the audio path.
Tone Generators	The dual-tone generators may be used as general-purpose test signal generators.

# 5. System Interfaces

#### 5.1 Integrated Serial Interface

The ISI interface supported on select Si3219x devices is a three-wire proprietary interface which serializes SPI and PCM communications and interrupts, reducing the SoC interface from nine wires to three (PSCLK, ISI\_MISO, ISI\_MOSI). SPI communications and PCM data transfers are embedded in the serial data. The host side of the ISI is integrated onto selected SoCs from several vendors.

ISI is a point to point interface; therefore, it is not possible to daisy-chain more than one ISI ProSLIC device.

Both μ-255 Law (μ-Law) and A-law companding formats are supported in addition to 16-bit linear data mode with no companding.

#### 5.2 Input/Output Voltage Selection

The digital host interface I/O (ISI) on the Si3219x may directly interface to 1.8 V to 3.3 V devices. The I/O voltage selection is made by supplying the VDDIO pin with the appropriate I/O supply voltage.

To avoid power supply sequencing issues, VDDIO should be connected to the same supply as VDD in 3.3 V interface designs. Other voltages between 1.8 V and 3.3 V can also be used for VDDIO (for example 2.5 V), but steps must be taken to ensure that the VDDIO supply comes up after the VDD supply if VDDIO is not connected to VDD.

# 6. Pin Descriptions

# 6.1 Pin Descriptions: 38 Pin QFN (Si32192/3)




Table 6.1. Si3219x Pin Descriptions

Pin#	Pin Name	Description
1	NC	No connection.
ľ	NO	This pin should be left unconnected.
2	NC	No connection.
2	NO	This pin should be left unconnected.
3	NC	No connection.
3	NO	This pin should be left unconnected.
4	VDDIO	Digital IO Supply Voltage.
4	VDDIO	3.3 V or 1.8 V digital power supply for internal circuitry.
5	GND	Ground.
5	GND	Connect to ground.
6	PSCLK	ISI Bus Clock Input.
0	FOUR	Clock input for ISI bus timing.
7	GND	Ground.
7	GND	Connect to ground.

Pin#	Pin Name	Description	
0	ICL MICO	Transmit ISI Output.	
8	ISI_MISO	ISI Master Input, Slave Output. Output data to ISI bus.	
0	IOL MOOL	Transmit ISI Input.	
9	ISI_MOSI	ISI Master Output, Slave input. Input data from ISI bus.	
10	NC	No connection.	
10	NC NC	This pin should be left unconnected.	
11	DCFF	DC-DC Charge Pump Output.	
12	NC	No connection.	
12	INC.	This pin should be left unconnected.	
13	DCDRV	DC Drive.	
13	DCDRV	DC-DC converter control signal output which drives external transistor.	
14	SDCL	DC Monitor.	
14	SDCL	DC-DC converter monitor input used to detect overcurrent situations in the converter.	
45	CDCH	DC Monitor.	
15	SDCH	DC-DC converter monitor input used to detect overcurrent situations in the converter.	
16	VDDD	IC Voltage Supply.	
16	VDDD	3.3 V digital power supply for internal circuitry.	
17	VDDREG	Regulated Core Power Supply.	
18	RSTB	Reset Input.	
10	KOID	Active low input. Hardware reset used to place all control registers in the default state.	
19	SVBAT	VBAT Sense.	
19	SVBAT	Input used to sense voltage on DC-DC converter output voltage lead.	
20	GND	Ground.	
20	GND	Connect to ground.	
21	CAPP	SLIC Stabilization Capacitor.	
21	CAFF	Capacitor used in dc feed low-pass filter.	
22	CAPM	SLIC Stabilization Capacitor.	
22	CAFINI	Capacitor used in dc feed low-pass filter.	
23	IREF	Current Reference Input.	
23	INLI	Connects to an external resistor used to provide a high accuracy reference current.	
24	GND	Ground.	
24	GND	Connect to ground.	
25	VDDA	Analog Supply Voltage.	
25	VODA	Analog 3.3 V power supply for internal analog circuitry.	
26	STIPDC	TIP DC Sense.	
20	3111 DC	Analog DC input used to sense voltage on TIP lead.	

Pin#	Pin Name	Description
27	STIPAC	TIP AC Sense.
21	STIPAC	Analog AC input used to sense voltage on TIP lead.
28	CDINCAC	RING AC Sense.
20	SRINGAC	Analog AC input used to sense voltage on RING lead.
29	SRINGDC	RING DC Sense.
29	SKINGDC	Analog DC input used to sense voltage on RING lead.
30	SRINGC	RING Coarse Sense Input.
30	SKINGC	Voltage sensing outside protection circuit.
31	STIPC	TIP Coarse Sense Input.
31	STIFC	Voltage sensing outside protection circuit.
32	VDDHV	Analog Supply Voltage.
32	VDDHV	Analog 3.3 V power supply for internal analog circuitry.
33	NC	No connection.
33	INC.	This pin should be left unconnected.
34	VBAT	Battery Voltage Supply.
34	VBAI	Connect to battery supply from DC-DC converter.
35	NC	No connection.
33	INC.	This pin should be left unconnected.
36	RING	RING Terminal.
30	KING	Connect to the RING lead of the subscriber loop.
37	NC	No connection.
31	INC.	This pin should be left unconnected.
38	TIP	TIP Terminal.
36	11F	Connect to the TIP lead of the subscriber loop.
	EPAD	Exposed paddle.
_	LIAD	Connect to ground.

# 7. Package Outline

# 7.1 Package Outline: 38-Pin QFN

The figure below illustrates the package details for the Si3219x in a 38-pin QFN package. The table below lists the values for the dimensions shown in the illustration.




Figure 7.1. 38-Pin QFN Package

**Table 7.1. Package Dimensions** 

Dimension	Min	Nom	Max
А	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20REF	
b	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.50	2.60	2.70
е	0.40 BSC.		
E	5.90	6.00	6.10
E2	4.50	4.60	4.70
L	0.30	0.40	0.50
aaa	_	_	0.10
bbb	_	_	0.07
ccc	_	_	0.10
ddd	_	_	0.05
eee	_	_	0.08
fff	_	_	0.10

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1982.
- 3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 8. Land Pattern

# 8.1 Land Pattern: 38-Pin QFN

The figure below shows the recommended land pattern details for the 38-Pin QFN package. The table below lists the values for the dimensions shown in the illustration.




Figure 8.1. 38-Pin QFN Land Pattern

Table 8.1. PCB Land Pattern

Dimension	mm
C1	4.00
C2	6.00
е	0.40
X1	0.20
Y1	0.80
X2	2.70
Y2	4.70

#### General

- 1. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

# Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- 4. A 4x3 array of 0.85 mm square openings on 1.2 mm pitch should be used for the center ground pad to achieve a target solder coverage of ~50%.

# **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 9. Top Marking

# 9.1 Top Marking 38-pin QFN




Figure 9.1. 38-Pin QFN Top Marking

**Table 9.1. Top Marking Explanation** 

Mark Method:	Laser	
Pin 1 Mark:	Circle = 0.50 mm Diameter (Bottom- Left-Justified)	
Font Size	0.60 mm Right-Justified	
Line 1 Mark Format:	Device Part Number	Si32192FM1
Line 2 Mark Format:	YY = Year  WW = Work Week  TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.  Assigned by the Assembly House. Corresponds to the year and work week of the assembly release.
Line 3 Mark Format:	Circle = 1.0 mm Diameter  Center-Justified  CC = Country of Origin ISO Code Abbreviation	"e3" Pb-Free Symbol TH, TW, or CN

# 10. Revision History

# Revision 1.0


June, 2018

- Updated Table 3.2 Power Supply Characteristics on page 7.
- Updated Table 3.3 AC Characteristics on page 8.
  - Updated Idle Channel Noise specification.
- Numerous clarifications throughout.

# Revision 0.9

April, 2017

· Initial revision.





Products www.silabs.com/products



Quality www.silabs.com/quality



Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs p

#### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com