

Maximum Ratings (Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | 65°C to +150°C |
|--|----------------|
| Supply Voltage to Ground Potential DC Input Voltage | |
| DC Output Current | |
| Power Dissipation | 1.0W |

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 2: Signal Descriptions

| Pin Name | Туре | Description | | | | |
|----------|-----------------------------------|---|--|---------------|--|--|
| | | Enable for level shifter path | | | | |
| OE# | 5.5V tolerant low-voltage single- | OE# | IN_D Termination | OUT_D Outputs | | |
| OE# | ended input | 1 | >100ΚΩ | High-Z | | |
| | | 0 | 50Ω | Active | | |
| IN_D4+ | Differential input | | ing diff input from GMCH differential pair with IN_ | | | |
| IN_D4- | Differential input | | ing diff input from GMCH differential pair with IN_ | | | |
| IN_D3+ | Differential input | | ing diff input from GMCH differential pair with IN_ | | | |
| IN_D3- | Differential input | Low-swing diff input from GMCH PCIE outputs. IN_D3-makes a differential pair with IN_D3+. | | | | |
| IN_D2+ | Differential input | Low-swing diff input from GMCH PCIE outputs. IN_D2+ makes a differential pair with IN_D2 | | | | |
| IN_D2- | Differential input | Low-swing diff input from GMCH PCIE outputs. IN_D2-makes a differential pair with IN_D2+. | | | | |
| IN_D1+ | Differential input | Low-swing diff input from GMCH PCIE outputs. IN_D1+ makes a differential pair with IN_D1 | | | | |
| IN_D1- | Differential input | Low-swing diff input from GMCH PCIE outputs. IN_D1-makes a differential pair with IN_D1+. | | | | |
| OUT_D4+ | TMDS Differential output | HDMI 1.3 compliant TMDS output. OUT_D4+ makes a differential output signal with OUT_D4 | | | | |
| OUT_D4- | TMDS Differential output | HDMI 1.3 compliant TMDS output. OUT_D4- makes a differential output signal with OUT_D4+. | | | | |
| OUT_D3+ | TMDS Differential output | HDMI 1.3 compliant TMDS output. OUT_D3+ makes a differential output signal with OUT_D3 | | | | |
| OUT_D3- | TMDS Differential output | HDMI 1.3 compliant TMDS output. OUT_D3- makes a differential output signal with OUT_D3+. | | | | |

2



| Pin Name | Туре | Description | | | |
|--------------------|--------------------------------------|---|---|--|--|
| OUT_D2+ | TMDS Differential output | HDMI 1.3 compliant TMDS ou tial output signal with OUT_D2 | tput. OUT_D2+ makes a differen- 2–. | | |
| OUT_D2- | TMDS Differential output | HDMI 1.3 compliant TMDS output. OUT_D2- makes a differential output signal with OUT_D2+. | | | |
| OUT_D1+ | TMDS Differential output | HDMI 1.3 compliant TMDS outial output signal with OUT_DI | tput. OUT_D1+ makes a differen- | | |
| OUT_D1- | TMDS Differential output | HDMI 1.3 compliant TMDS ou tial output signal with OUT_DI | tput. OUT_D1- makes a differen- +. | | |
| HPD_SINK | 5V tolerance single-ended input | Low Frequency, 0V to 5V (nominal) input signal. This signal comes from the HDMI connector. Voltage High indicates "plugged" state; voltage low indicated "unplugged". HPD_SINK is pulled down by an integrated 100K ohm pull-down resistor. | | | |
| HPD_SOURCE# | 1V buffer | Inverted buffer from 0V to 5V input signal. If input is LOGIC HIGH, then output will be LOGIC LOW, with V_{OL} max of 0.1V max. If input is LOGIC LOW, then output will be LOGIC HIGH, with V_{OH} of 0.8V min. | | | |
| SCL_SOURCE | Single-ended 3.3V open-drain DDC I/O | 3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SCL_SINK through voltage-limiting integrated NMOS passgate. | | | |
| SDA_SOURCE | Single-ended 3.3V open-drain DDC I/O | 3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SDA_SINK through voltage-limiting integrated NMOS passgate. | | | |
| SCL_SINK | Single-ended 5V open-drain DDC I/O | 5V DDC Clock I/O. Pulled up by external termination to 5V. Connected to SCL_SOURCE through voltage-limiting integrated NMOS passgate. | | | |
| SDA_SINK | Single-ended 5V open-drain DDC I/O | 5V DDC Data I/O. Pulled up by nected to SDA_SOURCE through NMOS passgate. | external termination to 5V. Congh voltage-limiting integrated | | |
| | | Enables bias voltage to the DDC be implemented as a bias voltage gates themselves.) | C passgate level shifter gates. (May e connection to the DDC pass | | |
| DDC_EN | 5.0V tolerant Single-ended input | DDC_EN | Passgate | | |
| | | 0V | Disabled | | |
| | | 3.3V | Enabled | | |
| V_{DD} | 3.3V DC Supply | 3.3V ± 10% | | | |
| OC_2 (1) (REXT) | 3.3V single-ended control input | Acceptable connections to OC_1 (REXT) pin are: Resistor to GND; Resistor to 3.3V; NC. (Resistor should be 0-ohm). | | | |

Note:

1) internal 100Kohm pull-up



| Pin Name | Туре | Description |
|----------|---|---|
| OC_3 | Analog connection to external component or supply | Acceptable connections to OC_3 pin are: short to 3.3V or to GND; NC. |
| OC_0 | | |
| OC_1 | Output and Input jitter elimination | Control pins are to enable Jitter elimination features. |
| EQ_0 | control | For normal operation these pins are tied GND or to VDD. Please see the truth tables for more information. |
| EQ_1 | | see the truth tubes for more information. |

Truth Table 1

| OC_3 ⁽²⁾ | OC_2 ⁽¹⁾ | OC_1 ⁽¹⁾ | OC_0 ⁽¹⁾ | Vswing (mV) | Pre/De-emphasis |
|---------------------|---------------------|---------------------|---------------------|-------------|-----------------|
| 0 | 0 | 0 | 0 | 500 | 0 |
| 0 | 0 | 0 | 1 | 600 | 0 |
| 0 | 0 | 1 | 0 | 750 | 0 |
| 0 | 0 | 1 | 1 | 1000 | 0 |
| 0 | 1 | 0 | 0 | 500 | 0 |
| 0 | 1 | 0 | 1 | 500 | 1.5dB |
| 0 | 1 | 1 | 0 | 500 | 3.5dB |
| 0 | 1 | 1 | 1 | 500 | 6dB |
| 1 | 0 | 0 | 0 | 400 | 0 |
| 1 | 0 | 0 | 1 | 400 | 3.5dB |
| 1 | 0 | 1 | 0 | 400 | 6dB |
| 1 | 0 | 1 | 1 | 400 | 9dB |
| 1 | 1 | 0 | 0 | 1000 | 0 |
| 1 | 1 | 0 | 1 | 1000 | -3.5dB |
| 1 | 1 | 1 | 0 | 1000 | -6dB |
| 1 | 1 | 1 | 1 | 1000 | -9dB |

Truth Table 2

| EQ_1 ⁽²⁾ | EQ_0 ⁽¹⁾ | Equalization @ 1.25GHz (dB) |
|---------------------|---------------------|-----------------------------|
| 0 | 0 | 3 |
| 0 | 1 | 6 |
| 1 | 0 | 9 |
| 1 | 1 | 12 |

Notes:

- 1. Internal 100Kohm pull-up
- 2. For 42-TQFN (ZHE) package, there is an internal connection to GND.
- $3. \ \ For \ 48-TQFN \ (ZDE) \ package, \ external \ connection \ is \ allowed \ and \ there \ is \ an \ internal \ 100KW \ pull-up.$



Electrical Characteristics

Table 3: Power Supplies and Temperature Range

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-------------------|---|-----|-----|-----|---------|--|
| V_{DD} | 3.3V Power Supply | 3.0 | 3.3 | 3.6 | V | |
| I_{CC} | Max Current | | | 100 | mA | Total current from V _{DD} 3.3V supply when deemphasis/pre-emphasis is set to 0dB. |
| I_{CCQ} | Standby Current Consumption | | | 2 | mA | OE# = HIGH |
| TCASE | Case temperature range for operation with spec. | -40 | | 85 | Celsius | |

Table 4: OE# Description

| OE# | Device State | Comments |
|---------------------------|---|--|
| Asserted (low voltage) | Differential input buffers and output buffers enabled. Input impedance = 50Ω | Normal functioning state for IN_D to OUT_D level shifting function. |
| Unasserted (high voltage) | Low-power state. Differential input buffers and termination are disabled. Differential inputs are in a high-impedance state. OUT_D level-shifting outputs are disabled. OUT_D level-shifting outputs are in high-impedence state. Internal bias currents are turned off. | Intended for lowest power condition when: No display is plugged in or The level shifted data path is disabled HPD_SINK input and HPD_SOURCE# output are not affected by OE# SCL_SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE# |



Table 5: Differential Input Characteristics for IN_D and RX_IN signals

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-------------------------|--|-------|-----|-------|-------|--|
| Tbit | Unit Interval | 360 | | | ps | Tbit is determined by the display mode. Nominal bit rate ranges from 250Mbps to 2.5Gbps per lane. Nominal Tbit at 2.5Gbps=400ps. 360ps=400ps-10% |
| V _{RX-DIFFp-p} | Differential Input Peak to Peak Voltage | 0.175 | | 1.200 | V | VRX-DIFFp-p=2' VRX-D+ x VRX-D- Applies to IN_D and RX_IN signals |
| T _{RX-EYE} | Minimum Eye Width at IN_D input pair | 0.8 | | | Tbit | The level shifter may add a maximum of 0.02UI jitter |
| V _{CM-AC-pp} | AC Peak Common Mode Input Voltage | | | 100 | mV | VCM-AC-pp = VRX-D+ + VRX-D- /2 - VRX-CM-DC. VRX-CM-DC = DC(avg) of VRX-D+ + VRX-D- /2 VCM-AC-pp includes all frequencies above 30 kHz. |
| Z _{RX-DC} | | 40 | 50 | 60 | Ω | Required IN_D+ as well as IN_D- DC impedance ($50\Omega \pm 20\%$ tolerance). |
| V _{RX-Bias} | | 0 | | 2.0 | V | Intended to limit power-up stress on chipset's PCIE output buffers. |
| Z _{RX-HIGH-Z} | | 100 | | | kΩ | Differential inputs must be in a high impedance state when OE# is HIGH. |

6



TMDS Outputs

The level shifter's TMDS outputs are required to meet HDMI 1.3 specifications.

The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification.

Table 6: Differential Output Characteristics for TMDS_OUT signals


| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-------------------------|--|------------|------------|------------|-------|--|
| V_{H} | Single-ended high level output voltage | AVDD-10mV | AVDD | AVDD+10mV | V | AVDD is the DC termination voltage in the HDMI or DVI Sink. AVDD is nominally 3.3V |
| V_{L} | Single-ended low level output voltage | AVDD-600mV | AVDD-500mV | AVDD-400mV | V | The open-drain output pulls down from AVDD. |
| V _{SWING} | Single-ended output swing voltage | 450mV | 500mV | 600mV | V | Swing down from TMDS termination voltage (3.3V ± 10%) |
| $I_{ m OFF}$ | Single-ended current in high-Z state | | | 50 | μА | Measured with TMDS outputs pulled up to AVDD Max (3.6V) through 50Ω resistors. |
| T_R | Rise time | 125ps | | 0.4Tbit | ps | Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15% |
| T_{F} | Fall time | 125ps | | 0.4Tbit | ps | Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15% |
| T _{SKEW-INTRA} | Intra-pair differential skew | | | 30 | ps | This differential skew budget is in addition to the skew presented between D+ and D-paired input pins. HDMI revision 1.3 source allowable intra-pair skew is 0.15Tbit. |
| T _{SKEW-INTER} | Inter-pair lane- to-lane output skew | | | 100 | ps | This lane-to-lane skew budget is in addition to skew between differential input pairs |
| $\mathrm{T_{JIT}}$ | Jitter added to TMDS signals | | | 25 | ps | Jitter budget for TMDS signals as they pass through the level shifter. 25ps = 0.056 Tbit at 2.25 Gb/s |

7



TMDS output oscillation elimination

The inputs do not incorporate a squelch circuit. Therefore, we reccomend the input to be externally biased to prevent output oscillation. Pericom reccomends to add a 1.5Kohm pull-up to the CLK- input for each oif the video input ports.



8

TMDS Input Fail-Safe Recommendation



Table 8: HPD Characteristics

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|----------------------|---|-----|-----|-----|-------|--|
| V _{IH-HPD} | Input High Level | 2.0 | 5.0 | 5.3 | V | Low-speed input changes state on cable plug/unplug |
| V _{IL-HPD} | HPD_sink Input Low Level | 0 | | 0.8 | V | |
| I _{IN-HPD} | HPD_sink Input Leakage Current | | | 70 | μΑ | Measured with HPD_sink at $V_{IH\text{-}HPD}$ max and $V_{IL\text{-}HPD}$ min |
| V _{OH-HPDB} | HPD_Source# Output High-Level, I _{OH} = -200µA | 0.8 | | 1.1 | V | $V_{\rm DD} = 3.3 { m V} \pm 10\%$ |
| V _{OL-HPDB} | HPD_Source# Output Low-Level, I _{OL} = 200μA | 0 | | 0.1 | V | |
| $T_{ m HPD}$ | HPD_Source# to HPD_source propaga- tion delay | | | 200 | ns | Time from HPD_sink changing state to HPD_source# changing state. Includes HPD_source rise/fall time |
| T _{RF-HPDB} | HPD_Source# rise/ fall time | 1 | | 20 | ns | Time required to transition from $V_{OH\text{-}HPD}$ to $V_{OL\text{-}HPD}$ or from $V_{OL\text{-}HPD}$ to $V_{OH\text{-}HPD}$ |

Table 9: OE# Input and DDC_EN

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-------------------|-----------------------|-----|-----|----------|-------|--|
| V _{IH} | Input High Level | 2.0 | | V_{DD} | V | TMDS enable input changes state on cable plug/unplug |
| V_{IL} | Input Low Level | 0 | | 0.8 | V | |
| I _{IN} | Input Leakage Current | | | 10 | μΑ | Measured with input at $V_{IH\text{-}EN}$ max and $V_{IL\text{-}EN}$ min |

| DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK) | | | | | | | | | |
|---|--------------------------|--|--------------------|-----|--------------------|-----|--|--|--|
| I _{lkg} | Input leakage current | $V_{\rm I} = 0.1 V_{\rm DD}$ to $0.9 V_{\rm DD}$ to isolated DDC ports 0.1 | | | | μΑ | | | |
| C _{IO} | Input/output capacitance | $V_{\rm I} = 0V$ | | 7.5 | | pF | | | |
| R _{ON} | Switch resistance | $I_{O} = 3mA, V_{O} = 0.4V$ | | 25 | 50 | ohm | | | |
| V _{PASS} | Switch output voltage | $V_I = 3.3V$, $I_I = 100 \mu A$ | 1.5 ⁽²⁾ | 2.0 | 2.5 ⁽³⁾ | V | | | |

Table 10: Termination Resistors

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|------------------|------------------------------------|-----|------|------|-------|---|
| R _{HPD} | HPD_sink input pull-down resistor. | 80K | 100k | 120K | Ω | Guarantees HPD_sink is LOW when no display is plugged in. |



Recommended Power Supply Decoupling Circuit

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put $0.1\mu F$ decoupling capacitors on each VDD pins of our part, there are four $0.1\mu F$ decoupling capacitors are put in Figure 1 with an assumption of only four VDD pins on our part, if there is more or less VDD pins on our Pericom parts, the number of $0.1\mu F$ decoupling capacitors should be adjusted according to the actual number of VDD pins. On top of $0.1\mu F$ decoupling capacitors on each VDD pins, it is recommended to put a $10\mu F$ decoupling capacitor near our part's VDD, it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.




Figure 1 Recommended Power Supply Decoupling Circuit Diagram



Requirements on the Decoupling Capacitors

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

Layout and Decoupling Capacitor Placement Consideration

- i. Each $0.1\mu F$ decoupling capacitor should be placed as close as possible to each V_{DD} pin.
- ii. V_{DD} and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to V_{DD} and GND planes directly.
- iv. Trace should be as wide as possible
- Trace should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10μF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1μF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same V_{DD} and GND planes. Since large current flowing on our V_{DD} or GND planes will generate a potential variation on the V_{DD} or GND of our part.






Figure 2 Layout and Decoupling Capacitor Placement Diagram





09-0117





09-0091

Note:

For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information

| Ordering Code | Package Code | Package Description | | |
|-----------------|--------------|------------------------------|--|--|
| PI3VDP411LSTZDE | ZD | 48-pin Pb-free & Green, TQFN | | |
| PI3VDP411LSTZBE | ZB | 48-pin Pb-free & Green, TQFN | | |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com