PIN FUNCTION DESCRIPTION

Pin No.	Pin No.		
DFN8		Symbol	Description
1	1	I	Input; Battery Supply Input Voltage.
3	2	EN	Enable Input; Low level disables the IC.
4	3	Q	Output; Bypass with a capacitor to GND.
8	4	GND	Ground.

MAXIMUM RATINGS

Rating		Symbol	Min	Max	Unit
Input Voltage		VI	-42	45	V
Input Peak Transient Voltage		VI	-	45	V
Enable Input Voltage		V _{EN}	-42	45	V
Output Voltage		V _Q	-0.3	32	V
Ground Current		۱ _q	-	100	mA
Input Voltage Operating Range		VI	V _Q + 0.5 V or 4.5 (Note 1)	45	V
ESD Susceptibility	(Human Body Model)	-	3.0	-	kV
Junction Temperature		TJ	-40	150	°C
Storage Temperature		T _{stg}	-50	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Minimum $V_I = 4.5$ V or $(V_Q + 0.5$ V), whichever is higher.

LEAD TEMPERATURE SOLDERING REFLOW AND MSL (Note 2)

Rating	Symbol	Min	Мах	Unit
Lead Temperature Soldering Reflow (SMD styles only), Leaded, 60–150 s above 183, 30 s max at peak Reflow (SMD styles only), Free, 60–150 s above 217, 40 s max at peak Wave Solder (through hole styles only), 12 sec max	T _{SLD}	- - -	240 265 310	°C
Moisture Sensitivity Level	MSL	(3	-

2. Per IPC / JEDEC J-STD-020C.

THERMAL RESISTANCE

Parameter	Symbol	Condition	Min	Мах	Unit	
Junction-to-Ambient	SOT-223	$R_{ hetaJA}$		-	109 (Note 3)	°C/W
Junction-to-Tab	SOT-223	Rψ _{JT}		-	10.9	°C/W

3. 1 oz copper, 100 mm² copper area, FR4.

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
OUTPUT						
Output Voltage (5.0 V Version)	VQ	100 μA < I_Q < 150 mA, 6.0 V < V_I < 28 V	4.9	5.0	5.1	V
Output Voltage (3.3 V Version)	VQ	100 μ A < I _Q < 150 mA, 4.5 V < V _I < 28 V	3.234	3.3	3.366	V
Output Current Limitation	lQ	$V_Q = 90\% V_{QTYP}$	150	390	500	mA
Quiescent Current (Sleep Mode) $I_q = I_I - I_Q$	Ι _q	$V_{EN} = 0 \text{ V}, \text{ T}_{\text{J}} = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$	-	0	1.0	μΑ
Quiescent Current, $I_q = I_I - I_Q$	۱ _q	I _Q = 100 μA, T _J < 85°C	-	40	60	μΑ
Quiescent Current, $I_q = I_I - I_Q$	۱ _q	I _Q = 100 μA	-	40	70	μΑ
Quiescent Current, $I_q = I_I - I_Q$	۱ _q	I _Q = 50 mA	-	0.55	4.0	mA
Dropout Voltage (5.0 V Version)	V _{DR}	I_Q = 100 mA, V_{DR} = $V_I - V_Q$ (Note 4)	-	230	500	mV
Load Regulation (5.0 V Version)	$\Delta V_{Q,LO}$	I _Q = 1.0 mA to 100 mA	-	3.5	90	mV
Load Regulation (3.3 V Version)	$\Delta V_{Q,LO}$	I _Q = 1.0 mA to 100 mA	-	0.5	60	mV
Line Regulation (5.0 V Version)	ΔV_Q	ΔV_{l} = 6.0 V to 28 V, I_{Q} = 1.0 mA	-	1.0	30	mV
Line Regulation (3.3 V Version)	ΔV_Q	ΔV_{l} = 4.5 V to 28 V, I _Q = 1.0 mA	-	0.5	20	mV
Power Supply Ripple Rejection	PSRR	$f_r = 100 \text{ Hz}, V_r = 0.5 \text{ V}_{PP}$	-	68	-	dB
ENABLE INPUT						
Enable Voltage, Output High	V _{EN}	$V_Q \ge V_{QMIN}$	-	2.0	2.7	V
Enable Voltage, Output Low (Off)	V _{EN}	$V_Q \le 0.1 V$	0.8	1.8	-	V
Enable Input Current	I _{EN}	V _{EN} = 5.0 V	-	4.0	8.0	μA
THERMAL SHUTDOWN						

Thermal Shutdown Temperature*	T _{SD}		150	-	200	°C
Due due transmission and a surface second to	:	the Electrical Observatoriation for the listed test and the				

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

*Guaranteed by design, not tested in production. 4. Measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at V = 13.5 V.



Figure 2. Applications Circuit













Figure 5. Output Voltage vs. Input Voltage



Figure 6. Input Current vs. Input Voltage





 $V_Q = 0 V$

 $T_J = 25^{\circ}C$



VI, INPUT VOLTAGE (V)

IQ, OUTPUT CURRENT (mA)

3.5 0.25 Iq, QUIESCENT CURRENT (mA) $V_I = 13.5 V$ $T_J = 25^{\circ}C$ V_I = 13.5 V 0.20 0.15 0.10 0.10 0.05 3.0 . TJ = 25°C 2.5 2.0 1.5 1.0 0.5 0 0 25 100 125 2 4 6 50 75 150 0 8 10 12 14 16 18 20 0 IQ, OUTPUT CURRENT (mA) IQ, OUTPUT CURRENT (mA) Figure 9. Quiescent Current vs. Output Current Figure 10. Quiescent Current vs. Output (High Load) Current (Low Load) 6 5 4

TYPICAL CHARACTERISTICS CURVES – 5 V Version



Figure 11. Quiescent Current vs. Input Voltage



TYPICAL CHARACTERISTICS CURVES – 3.3 V Version



TYPICAL CHARACTERISTICS CURVES – 3.3 V Version

Circuit Description

The NCV4266–2C is an integrated low dropout regulator that provides a regulated voltage at 150 mA to the output. It is enabled with an input to the enable pin. The regulator voltage is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 150 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

Regulator

The error amplifier compares the reference voltage to a sample of the output voltage (V_Q) and drives the base of a PNP series pass transistor via a buffer. The reference is a bandgap design to give it a temperature–stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized. See Figure 2, Test Circuit, for circuit element nomenclature illustration.

Regulator Stability Considerations

The input capacitors (C_{I1} and C_{I2}) are necessary to stabilize the input impedance to avoid voltage line influences. Using a resistor of approximately 1.0 Ω in series with C_{I2} can stop potential oscillations caused by stray inductance and capacitance.

The output capacitor helps determine three main characteristics of a linear regulator: startup delay, load

transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25° C to -40° C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor C_Q , shown in Figure 2, should work for most applications; see also Figures 3 and 12 for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figures 3 and 12 shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during five periods after the load change and no oscillation is further observable.

ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR. Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature.

Enable Input

The enable pin is used to turn the regulator on or off. By holding the pin down to a voltage less than 0.8 V, the output of the regulator will be turned off. When the voltage on the enable pin is greater than 2.7 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The enable pin may be connected directly to the input pin to give constant enable to the output regulator.

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 20) is:

$$PD(max) = [VI(max) - VQ(min)] IQ(max) + VI(max)Iq$$
(eq. 1)

where

V _{I(max)}	is the maximum input voltage,
V _{Q(min)}	is the minimum output voltage,
I _{Q(max)}	is the maximum output current for the
	application,
Iq	is the quiescent current the regulator
-	consumes at $I_{Q(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta}JA = \frac{150^{0}C - T_{A}}{P_{D}} \qquad (eq. 2)$$

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$ less than the calculated value in Equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.



Figure 20. Single Output Regulator with Key Performance Parameters Labeled

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA \qquad (eq. 3)$$

where

R _{0JC}	is the junction-to-case thermal resistance,
R _{0CS}	is the case-to-heatsink thermal resistance,
$R_{\theta SA}$	is the heatsink-to-ambient thermal
	resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in data sheets of heatsink manufacturers.

Thermal, mounting, and heatsinking considerations are discussed in the ON Semiconductor application note AN1040/D.









ORDERING INFORMATION

Device*	Output Voltage	Package	Shipping [†]
NCV4266-2CST33T3G	3.3 V	SOT–223 (Pb–Free)	4000 / Tape & Reel
NCV4266-2CST50T3G	5.0 V	SOT-223 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.