#### ORDERING INFORMATION

**Table 2. AVAILABLE PART NUMBERS** 

| Part Number             | Product Description | Orderable Product Attribute Description   |
|-------------------------|---------------------|---|
| MT9M021IA3XTC-DPBR1     | 1.2 MP 1/3" GS CIS  | Bayer- iBGA; CRA = 0°; Dry Pack with Protective Film, Double Side BBAR Glass    |
| MT9M021IA3XTC-DRBR      | 1.2 MP 1/3" GS CIS  | Bayer- iBGA; CRA = 0°; Dry Pack without Protective Film, Double Side BBAR Glass |
| MT9M021IA3XTM-DPBR1     | 1.2 MP 1/3" GS CIS  | Mono- iBGA; CRA = 0°; Dry Pack with Protective Film, Double Side BBAR Glass     |
| MT9M021IA3XTM-DRBR1     | 1.2 MP 1/3" GS CIS  | Mono- iBGA; CRA = 0°; Dry Pack without Protective Film, Double Side BBAR Glass  |
| MT9M021IA3XTMZ-DPBR     | 1.2 MP 1/3" GS CIS  | Mono- iBGA; CRA 25°; Dry Pack with Protective Film, Double Side BBAR Glass      |
| MT9M021IA3XTMZ-DRBR     | 1.2 MP 1/3" GS CIS  | Mono- iBGA; CRA 25°; Dry Pack without Protective Film, Double Side BBAR Glass   |
| MT9M021IA3XTMZ-TPBR     | 1.2 MP 1/3" GS CIS  | Mono- iBGA; CRA 25°; Tape & Reel with Protective Film, Double Side BBAR Glass   |
| MT9M031D00STMC24BC1-200 | 1.2 MP 1/3" GS CIS  | Mono; CRA= 0°; Die Sales, 200 μm Thickness                                      |
| MT9M031I12STC-DPBR1     | 1.2 MP 1/3" GS CIS  | Bayer- iLCC; CRA = 0°; Dry Pack with Protective Film, Double Side BBAR Glass    |
| MT9M031I12STC-DRBR      | 1.2 MP 1/3" GS CIS  | Bayer- iLCC; CRA = 0°; Dry Pack without Protective Film, Double Side BBAR Glass |
| MT9M031I12STM-DPBR      | 1.2 MP 1/3" GS CIS  | Mono- iLCC; CRA = 0°; Dry Pack with Protective Film, Double Side BBAR Glass     |
| MT9M031I12STM-DRBR1     | 1.2 MP 1/3" GS CIS  | Mono- iLCC; CRA = 0°; Dry Pack without Protective Film, Double Side BBAR Glass  |
| MT9M031I12STMZ-DRBR     | 1.2 MP 1/3" GS CIS  | Mono- iLCC; CRA = 25°; Dry Pack without Protective Film, Double Side BBAR Glass |

See the ON Semiconductor Device Nomenclature document (TND310/D) for a full description of the naming convention used for image sensors. For reference

documentation, including information on evaluation kits, please visit our web site at <a href="https://www.onsemi.com">www.onsemi.com</a>.

#### **GENERAL DESCRIPTION**

The ON Semiconductor MT9M021/MT9M031 can be operated in its default mode or programmed for frame size, exposure, gain, and other parameters. The default mode output is a full-resolution image at 45 frames per second (fps). It outputs 12-bit raw data, using either the parallel or serial (HiSPi) output ports. The device may be operated in video (master) mode or in frame trigger mode.

FRAME\_VALID and LINE\_VALID signals are output on dedicated pins, along with a synchronized pixel clock.

### **FUNCTIONAL OVERVIEW**

The MT9M021/MT9M031 is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) that can be optionally enabled to generate all internal clocks from

A dedicated FLASH pin can be programmed to control external LED or flash exposure illumination.

The MT9M021/MT9M031 includes additional features to allow application-specific tuning: windowing, adjustable auto-exposure control, auto black level correction, on-board temperature sensor, and row skip and digital binning modes.

The sensor is designed to operate in a wide temperature range  $(-30^{\circ}\text{C to } + 70^{\circ}\text{C})$ .

a single master input clock running between 6 and 50 MHz. The maximum output pixel rate is 74.25 Mp/s, corresponding to a clock rate of 74.25 MHz. Figure 1 shows a block diagram of the sensor.




Figure 1. Block Diagram

User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 1.2 Mp Active-Pixel Sensor array. The MT9M021/MT9M031 features global shutter technology for accurate capture of moving images. The exposure of the entire array is controlled by programming the integration time by register setting. All rows simultaneously integrate light prior to readout. Once a row has been read, the data

**FEATURES OVERVIEW** 

The MT9M021/MT9M031 Global Sensor shutter has a wide array of features to enhance functionality and to increase versatility. A summary of features follows. Please refer to the MT9M021/MT9M031 Developer Guide for detailed feature descriptions, register settings, and tuning guidelines and recommendations.

### • Operating Modes

The MT9M021/MT9M031 works in master (video), trigger (single frame), or Auto Trigger modes. In master mode, the sensor generates the integration and readout timing. In trigger mode, it accepts an external trigger to start exposure, then generates the exposure and readout timing. The exposure time is programmed through the two-wire serial interface for both modes.

NOTE: Trigger mode is not compatible with the HiSPi interface.

### Window Control

Configurable window size and blanking times allow a wide range of resolutions and frame rates. Digital binning and skipping modes are supported, as are vertical and horizontal mirror operations.

#### • Context Switching

Context switching may be used to rapidly switch between two sets of register values. Refer to the MT9M021/MT9M031 Developer Guide for a complete set of context switchable registers.

#### • Gain

The MT9M021/MT9M031 Global Shutter sensor can

from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an analog-to-digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain). The pixel data are output at a rate of up to 74.25 Mp/s, in parallel to frame and line synchronization signals.

be configured for analog gain of up to 8x, and digital gain of up to 8x.

#### Automatic Exposure Control

The integrated automatic exposure control may be used to ensure optimal settings of exposure and gain are computed and updated every other frame. Refer to the MT9M021/MT9M031 Developer Guide for more details.

### HiSPi

The MT9M021/MT9M031 Global Shutter image sensor supports two or three lanes of Streaming-SP or Packetized-SP protocols of ON Semiconductor's High-Speed Serial Pixel Interface.

• PLL

An on chip PLL provides reference clock flexibility and supports spread spectrum sources for improved EMI performance.

• Reset

The MT9M021/MT9M031 may be reset by a register write, or by a dedicated input pin.


- Output Enable
  The MT9M021/MT9M031 output pins may be tri-stated using a dedicated output enable pin.
- Temperature Sensor
  The temperature sensor is only guaranteed to be

functional when the MT9M021/MT9M031 is initially powered—up or is reset at temperatures at or above 0°C.

- Black Level Correction
- Row Noise Correction
- Column Correction
- Test Patterns

Several test patterns may be enabled for debug purposes. These include a solid color, color bar, fade to grey, and a walking 1s test pattern.


### TYPICAL CONFIGURATION AND PINOUT



#### Notes:

- 1. All power supplies must be adequately decoupled.
- 2. ON Semiconductor recommends a resistor value of 1.5 kΩ, but a greater value may be used for slower two-wire speed.
- 3. This pull-up resistor is not required if the controller drives a valid logic level on S<sub>CLK</sub> at all times.
- 4. The parallel interface output pads can be left unconnected if the serial output interface is used.
- 5. ON Semiconductor recommends that  $0.1~\mu F$  and  $10~\mu F$  decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the MT9M021/MT9M031 demo headboard schematics for circuit recommendations.
- ON Semiconductor recommends that analog power planes be placed in a manner such that coupling with the digital power planes is minimized.
- 7. Although 4 serial lanes are shown, the MT9M021/MT9M031 supports only 2- or 3-lane HiSPi.


Figure 2. Serial 4-lane HiSPi Interface



### Notes:

- 1. All power supplies must be adequately decoupled.
- 2. ON Semiconductor recommends a resistor value of 1.5  $k\Omega$ , but a greater value may be used for slower two-wire speed.
- 3. This pull-up resistor is not required if the controller drives a valid logic level on  $S_{CLK}$  at all times.
- 4. The serial interface output pads can be left unconnected if the parallel output interface is used.
- 5. ON Semiconductor recommends that  $0.1~\mu\text{F}$  and  $10~\mu\text{F}$  decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the MT9M021/MT9M031 demo headboard schematics for circuit recommendations.
- 6. ON Semiconductor recommends that analog power planes be placed in a manner such that coupling with the digital power planes is minimized.

Figure 3. Parallel Pixel Data Interface



**Top View** (Ball Down)

Figure 4. 9 × 9 mm 63-ball iBGA Package

Table 3. PIN DESCRIPTIONS - 63-BALL IBGA PACKAGE

| Name                 | iBGA Pin | Type   | Description                               |
|----------------------|----------|--------|---|
| SLVS0_N              | A2       | Output | HiSPi serial data, lane 0, differential N |
| SLVS0_P              | A3       | Output | HiSPi serial data, lane 0, differential P |
| SLVS1_N              | A4       | Output | HiSPi serial data, lane 1, differential N |
| SLVS1_P              | A5       | Output | HiSPi serial data, lane 1, differential P |
| STANDBY              | A8       | Input  | Standby-mode enable pin (active HIGH)     |
| V <sub>DD</sub> _PLL | B1       | Power  | PLL power                                 |
| SLVSC_N              | B2       | Output | HiSPi serial DDR clock differential N     |

Table 3. PIN DESCRIPTIONS - 63-BALL IBGA PACKAGE (continued)

| Name                  | iBGA Pin                   | Туре   | Description   |
|-----------------------|----------------------------|--------|---|
| SLVSC_P               | В3                         | Output | HiSPi serial DDR clock differential P   |
| SLVS2_N               | B4                         | Output | HiSPi serial data, lane 2, differential N                                     |
| SLVS2_P               | B5                         | Output | HiSPi serial data, lane 2, differential P                                     |
| V <sub>AA</sub>       | B7, B8                     | Power  | Analog power  |
| EXTCLK                | C1                         | Input  | External input clock  |
| V <sub>DD</sub> _SLVS | C2                         | Power  | HiSPi power   |
| SLVS3_N               | C3                         | Output | HiSPi serial data, lane 3, differential N                                     |
| SLVS3_P               | C4                         | Output | HiSPi serial data, lane 3, differential P                                     |
| D <sub>GND</sub>      | C5, D4, D5, E5, F5, G5, H5 | Power  | Digital GND   |
| $V_{DD}$              | A6, A7, B6, C6, D6         | Power  | Digital power   |
| A <sub>GND</sub>      | C7, C8                     | Power  | Analog GND  |
| S <sub>ADDR</sub>     | D1                         | Input  | Two-Wire Serial address select  |
| S <sub>CLK</sub>      | D2                         | Input  | Two-Wire Serial clock input   |
| S <sub>DATA</sub>     | D3                         | I/O    | Two-Wire Serial data I/O  |
| V <sub>AA</sub> _PIX  | D7, D8                     | Power  | Pixel power   |
| LINE_VALID            | E1                         | Output | Asserted when D <sub>OUT</sub> line data is valid                             |
| FRAME_VALID           | E2                         | Output | Asserted when D <sub>OUT</sub> frame data is valid                            |
| PIXCLK                | E3                         | Output | Pixel clock out. D <sub>OUT</sub> is valid on rising edge of this clock       |
| FLASH                 | E4                         | Output | Control signal to drive external light sources                                |
| V <sub>DD</sub> _IO   | E6, F6, G6, H6, H7         | Power  | I/O supply power  |
| D <sub>OUT</sub> 8    | F1                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 9    | F2                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 10   | F3                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 11   | F4                         | Output | Parallel pixel data output (MSB)  |
| TEST                  | F7                         | Input  | Manufacturing test enable pin (connect to D <sub>GND</sub> )                  |
| D <sub>OUT</sub> 4    | G1                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 5    | G2                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 6    | G3                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 7    | G4                         | Output | Parallel pixel data output  |
| TRIGGER               | G7                         | Input  | Exposure synchronization input  |
| OE_BAR                | G8                         | Input  | Output enable (active LOW)  |
| D <sub>OUT</sub> 0    | H1                         | Output | Parallel pixel data output (LSB)  |
| D <sub>OUT</sub> 1    | H2                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 2    | НЗ                         | Output | Parallel pixel data output  |
| D <sub>OUT</sub> 3    | H4                         | Output | Parallel pixel data output  |
| RESET_BAR             | H8                         | Input  | Asynchronous reset (active LOW). All settings are restored to factory default |
| Reserved              | E7, E8, F8                 | N/A    | Reserved (do not connect)   |




Figure 5. 10  $\times$  10 mm 48-pin iLCC Package, Parallel Output

Table 4. PIN DESCRIPTIONS - 48-PIN ILCC PACKAGE, PARALLEL

| Pin Number | Name                 | Туре   | Description                |
|------------|----------------------|--------|----------------------------|
| 1          | D <sub>OUT</sub> 4   | Output | Parallel pixel data output |
| 2          | D <sub>OUT</sub> 5   | Output | Parallel pixel data output |
| 3          | D <sub>OUT</sub> 6   | Output | Parallel pixel data output |
| 4          | V <sub>DD</sub> _PLL | Power  | PLL power                  |
| 5          | EXTCLK               | Input  | External input clock       |
| 6          | D <sub>GND</sub>     | Power  | Digital ground             |
| 7          | D <sub>OUT</sub> 7   | Output | Parallel pixel data output |
| 8          | D <sub>OUT</sub> 8   | Output | Parallel pixel data output |
| 9          | D <sub>OUT</sub> 9   | Output | Parallel pixel data output |

Table 4. PIN DESCRIPTIONS - 48-PIN ILCC PACKAGE, PARALLEL (continued)

| Pin Number | Name                 | Туре   | Description   |
|------------|----------------------|--------|---|
| 10         | D <sub>OUT</sub> 10  | Output | Parallel pixel data output  |
| 11         | D <sub>OUT</sub> 11  | Output | Parallel pixel data output (MSB)  |
| 12         | V <sub>DD</sub> _IO  | Power  | I/O supply power  |
| 13         | PIXCLK               | Output | Pixel clock out. D <sub>OUT</sub> is valid on rising edge of this clock       |
| 14         | V <sub>DD</sub>      | Power  | Digital power   |
| 15         | S <sub>CLK</sub>     | Input  | Two-Wire Serial clock input   |
| 16         | S <sub>DATA</sub>    | I/O    | Two-Wire Serial data I/O  |
| 17         | RESET_BAR            | Input  | Asynchronous reset (active LOW). All settings are restored to factory default |
| 18         | V <sub>DD</sub> _IO  | Power  | I/O supply power  |
| 19         | V <sub>DD</sub>      | Power  | Digital power   |
| 20         | NC                   |        | No connection   |
| 21         | NC                   |        | No connection   |
| 22         | STANDBY              | Input  | Standby-mode enable pin (active HIGH)   |
| 23         | OE_BAR               | Input  | Output enable (active LOW)  |
| 24         | S <sub>ADDR</sub>    | Input  | Two-Wire Serial address select  |
| 25         | TEST                 | Input  | Manufacturing test enable pin (connect to D <sub>GND</sub> )                  |
| 26         | FLASH                | Output | Flash output control  |
| 27         | TRIGGER              | Input  | Exposure synchronization input  |
| 28         | FRAME_VALID          | Output | Asserted when D <sub>OUT</sub> frame data is valid                            |
| 29         | LINE_VALID           | Output | Asserted when D <sub>OUT</sub> line data is valid                             |
| 30         | D <sub>GND</sub>     | Power  | Digital ground  |
| 31         | Reserved             | N/A    | Reserved (do not connect)   |
| 32         | Reserved             | N/A    | Reserved (do not connect)   |
| 33         | Reserved             | N/A    | Reserved (do not connect)   |
| 34         | V <sub>AA</sub>      | Power  | Analog power  |
| 35         | A <sub>GND</sub>     | Power  | Analog ground   |
| 36         | V <sub>AA</sub>      | Power  | Analog power  |
| 37         | V <sub>AA</sub> _PIX | Power  | Pixel power   |
| 38         | V <sub>AA</sub> _PIX | Power  | Pixel power   |
| 39         | A <sub>GND</sub>     | Power  | Analog ground   |
| 40         | V <sub>AA</sub>      | Power  | Analog power  |
| 41         | NC                   |        | No connection   |
| 42         | NC                   |        | No connection   |
| 43         | NC                   |        | No connection   |
| 44         | D <sub>GND</sub>     | Power  | Digital ground  |
| 45         | D <sub>OUT</sub> 0   | Output | Parallel pixel data output (LSB)  |
| 46         | D <sub>OUT</sub> 1   | Output | Parallel pixel data output  |
| 47         | D <sub>OUT</sub> 2   | Output | Parallel pixel data output  |
| 48         | D <sub>OUT</sub> 3   | Output | Parallel pixel data output  |

### **ELECTRICAL SPECIFICATIONS**

Unless otherwise stated, the following specifications apply to the following conditions:

 $V_{DD} = 1.8 \text{ V} -0.10 + 0.15;$ 

 $V_{DD}_{IO} = V_{DD}_{PLL} = V_{AA} = V_{AA}_{PIX} = 2.8 \text{ V} \pm 0.3 \text{ V};$ 

 $V_{DD}_{SLVS} = 0.4 \text{ V} -0.1 + 0.2;$ 

 $T_A = -30^{\circ}C \text{ to } +70^{\circ}C;$ 


Output Load = 10 pF;

PIXCLK Frequency = 74.25 MHz;

HiSPi off.

### **Two-Wire Serial Register Interface**

The electrical characteristics of the two-wire serial register interface ( $S_{CLK}, S_{DATA}$ ) are shown in Figure 6 and Table 5.



NOTE: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

Figure 6. Two-Wire Serial Bus Timing Parameters

### **Table 5. TWO-WIRE SERIAL BUS CHARACTERISTICS**

 $(f_{EXTCLK} = 27 \text{ MHz}; V_{DD} = 1.8 \text{ V}; V_{DD\_IO} = 2.8 \text{ V}; V_{AA} = 2.8 \text{ V}; V_{AA\_PIX} = 2.8 \text{ V}; V_{DD\_PLL} = 2.8 \text{ V}; T_A = 25^{\circ}\text{C})$ 

|  |                     | Standa     | ard Mode      | Fast-                  | ·Mode        |      |
|--|---------------------|------------|---------------|------------------------|--------------|------|
| Parameter  | Symbol              | Min        | Max           | Min                    | Max          | Unit |
| S <sub>CLK</sub> Clock Frequency                                 | f <sub>SCL</sub>    | 0          | 100           | 0                      | 400          | kHz  |
| Hold Time (Repeated) START Condition                             | t <sub>HD;STA</sub> | 4.0        | -             | 0.6                    | -            | μs   |
| LOW Period of the S <sub>CLK</sub> Clock                         | t <sub>LOW</sub>    | 4.7        | -             | 1.3                    | -            | μs   |
| HIGH Period of the S <sub>CLK</sub> Clock                        | t <sub>HIGH</sub>   | 4.0        | -             | 0.6                    | -            | μs   |
| Set-up Time for a Repeated<br>START Condition                    | t <sub>SU;STA</sub> | 4.7        | -             | 0.6                    | -            | μs   |
| Data Hold Time   | t <sub>HD;DAT</sub> | 0 (Note 4) | 3.45 (Note 5) | 0 (Note 6)             | 0.9 (Note 5) | μs   |
| Data Set-up Time   | t <sub>SU;DAT</sub> | 250        | -             | 100 (Note 6)           | -            | ns   |
| Rise Time of both S <sub>DATA</sub> and S <sub>CLK</sub> Signals | t <sub>r</sub>      | -          | 1000          | 20 + 0.1Cb<br>(Note 7) | 300          | ns   |
| Fall Time of both $S_{DATA}$ and $S_{CLK}$ Signals               | t <sub>f</sub>      | -          | 300           | 20 + 0.1Cb<br>(Note 7) | 300          | ns   |
| Set-up Time for STOP Condition                                   | t <sub>SU;STO</sub> | 4.0        | -             | 0.6                    | -            | μs   |
| Bus Free Time between a STOP and START Condition                 | t <sub>BUF</sub>    | 4.7        | -             | 1.3                    | -            | μs   |
| Capacitive Load for each Bus Line                                | Cb                  | _          | 400           | -                      | 400          | pF   |
| Serial Interface Input Pin Capacitance                           | CIN_SI              | -          | 3.3           | -                      | 3.3          | pF   |

### Table 5. TWO-WIRE SERIAL BUS CHARACTERISTICS (continued)

 $(f_{EXTCLK} = 27 \text{ MHz}; V_{DD} = 1.8 \text{ V}; V_{DD\_IO} = 2.8 \text{ V}; V_{AA} = 2.8 \text{ V}; V_{AA\_PIX} = 2.8 \text{ V}; V_{DD\_PLL} = 2.8 \text{ V}; T_{A} = 25^{\circ}\text{C})$ 

|  |          | Standard Mode |     | Fast-l |     |      |
|--|----------|---------------|-----|--------|-----|------|
| Parameter                              | Symbol   | Min           | Max | Min    | Max | Unit |
| S <sub>DATA</sub> Max Load Capacitance | CLOAD_SD | -             | 30  | -      | 30  | pF   |
| S <sub>DATA</sub> Pull-up Resistor     | RSD      | 1.5           | 4.7 | 1.5    | 4.7 | kΩ   |

- 1. This table is based on I<sup>2</sup>C standard (v2.1 January 2000). Philips Semiconductor.
- Two-wire control is I<sup>2</sup>C-compatible.
- All values referred to V<sub>IHmin</sub> = 0.9 V<sub>DD</sub> IO and V<sub>ILmax</sub> = 0.1 V<sub>DD</sub> IO levels. Sensor EXCLK = 27 MHz.
   A device must internally provide a hold time of at least 300 ns for the S<sub>DATA</sub> signal to bridge the undefined region of the falling edge of S<sub>CLK</sub>.
   The maximum t<sub>HD:DAT</sub> has only to be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the S<sub>CLK</sub> signal.
- A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU;DAT</sub> 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the S<sub>CLK</sub> signal. If such a device does stretch the LOW period of the S<sub>CLK</sub> signal, it must output the next data bit to the S<sub>DATA</sub> line t<sub>r</sub> max + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the S<sub>CLK</sub> line is released.
- 7. Cb = total capacitance of one bus line in pF.

### I/O Timing

By default, the MT9M021/MT9M031 launches pixel data, FV and LV with the falling edge of PIXCLK. The expectation is that the user captures D<sub>OUT</sub>[11:0], FV and LV using the rising edge of PIXCLK. The launch edge of PIXCLK can be configured in register R0x3028. See Figure 7 and Table 6 for I/O timing (AC) characteristics.




Figure 7. I/O Timing Diagram

Table 6. I/O TIMING CHARACTERISTICS, PARALLEL OUTPUT (1.8 V V<sub>DD</sub>\_IO) (Note 1)

| Symbol              | Definition                | Condition                     | Min | Тур | Max   | Unit |
|---------------------|---------------------------|-------------------------------|-----|-----|-------|------|
| f <sub>EXTCLK</sub> | Input Clock Frequency     |                               | 6   | _   | 50    | MHz  |
| t <sub>EXTCLK</sub> | Input Clock Period        |                               | 20  | -   | 166   | ns   |
| t <sub>R</sub>      | Input Clock Rise Time     | PLL Enabled                   | -   | 3   | 4     | ns   |
| t <sub>F</sub>      | Input Clock Fall Time     | PLL Enabled                   | -   | 3   | 4     | ns   |
| t <sub>RP</sub>     | PIXCLK Rise Time          | Slew Setting = 4 (Default)    | 2.3 | -   | 4.6   | ns   |
| t <sub>FP</sub>     | PIXCLK Fall Time          | Slew Setting = 4 (Default)    | 3   | -   | 4.4   | ns   |
|                     | PIXCLK Duty Cycle         |                               | 40  | 50  | 60    | %    |
| f <sub>PIXCLK</sub> | PIXCLK Frequency (Note 2) | Nominal Voltages, PLL Enabled | 6   | -   | 74.25 | MHz  |
| t <sub>PD</sub>     | PIXCLK to Data Valid      | Nominal Voltages, PLL Enabled | -3  | 2.3 | 4.5   | ns   |
| t <sub>PFH</sub>    | PIXCLK to FV HIGH         | Nominal Voltages, PLL Enabled | -3  | 1.5 | 4.5   | ns   |
| t <sub>PLH</sub>    | PIXCLK to LV HIGH         | Nominal Voltages, PLL Enabled | -3  | 2.3 | 4.5   | ns   |
| t <sub>PFL</sub>    | PIXCLK to FV LOW          | Nominal Voltages, PLL Enabled | -3  | 1.5 | 4.5   | ns   |
| t <sub>PLL</sub>    | PIXCLK to LV LOW          | Nominal Voltages, PLL Enabled | -3  | 2   | 4.5   | ns   |

 $Minimum \ and \ maximum \ values \ are \ taken \ at \ the \ temperature \ and \ voltage \ limits; for instance, \ 70^{\circ}C \ ambient \ at \ 90\% \ of \ V_{DD\_}IO, \ and \ -30^{\circ}C$ at 110% of  $V_{DD}$ \_IO. All values are taken at the 50% transition point. The loading used is 20 pF. 2. Jitter from PIXCLK is already taken into account in the data for all of the output parameters.

Table 7. I/O TIMING CHARACTERISTICS, PARALLEL OUTPUT (2.8 V V<sub>DD</sub>IO) (Note 1)

| Symbol              | Definition                | Condition                     | Min | Тур | Max   | Unit |
|---------------------|---------------------------|-------------------------------|-----|-----|-------|------|
| f <sub>EXTCLK</sub> | Input Clock Frequency     |                               | 6   | -   | 50    | MHz  |
| t <sub>EXTCLK</sub> | Input Clock Period        |                               | 20  | -   | 166   | ns   |
| t <sub>R</sub>      | Input Clock Rise Time     | PLL Enabled                   | -   | 3   | 4     | ns   |
| t <sub>F</sub>      | Input Clock Fall Time     | PLL Enabled                   | -   | 3   | 4     | ns   |
| t <sub>RP</sub>     | PIXCLK Rise Time          | Slew Setting = 4 (Default)    | 2.3 | -   | 4.6   | ns   |
| t <sub>FP</sub>     | PIXCLK Fall Time          | Slew Setting = 4 (Default)    | 3   | -   | 4.4   | ns   |
|                     | PIXCLK Duty Cycle         |                               | 40  | 50  | 60    | %    |
| f <sub>PIXCLK</sub> | PIXCLK Frequency (Note 2) | Nominal Voltages, PLL Enabled | 6   | -   | 74.25 | MHz  |
| t <sub>PD</sub>     | PIXCLK to Data Valid      | Nominal Voltages, PLL Enabled | -3  | 2.3 | 4     | ns   |
| t <sub>PFH</sub>    | PIXCLK to FV HIGH         | Nominal Voltages, PLL Enabled | -3  | 1.5 | 4     | ns   |
| t <sub>PLH</sub>    | PIXCLK to LV HIGH         | Nominal Voltages, PLL Enabled | -3  | 2.3 | 4     | ns   |
| t <sub>PFL</sub>    | PIXCLK to FV LOW          | Nominal Voltages, PLL Enabled | -3  | 1.5 | 4     | ns   |
| t <sub>PLL</sub>    | PIXCLK to LV LOW          | Nominal Voltages, PLL Enabled | -3  | 2   | 4     | ns   |

Minimum and maximum values are taken at the temperature and voltage limits; for instance, 70°C ambient at 90% of VDD\_IO, and -30°C at 110% of V<sub>DD</sub>IO. All values are taken at the 50% transition point. The loading used is 20 pF.

2. Jitter from PIXCLK is already taken into account in the data for all of the output parameters.

Table 8. I/O RISE SLEW RATE (2.8 V  $V_{DD}$ \_IO) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min  | Тур  | Max  | Unit |
|--------------------------------|-----------|------|------|------|------|
| 7                              | Default   | 1.08 | 1.77 | 2.72 | V/ns |
| 6                              | Default   | 0.77 | 1.26 | 1.94 | V/ns |
| 5                              | Default   | 0.58 | 0.95 | 1.46 | V/ns |
| 4                              | Default   | 0.44 | 0.70 | 1.08 | V/ns |
| 3                              | Default   | 0.32 | 0.51 | 0.78 | V/ns |
| 2                              | Default   | 0.23 | 0.37 | 0.56 | V/ns |
| 1                              | Default   | 0.16 | 0.25 | 0.38 | V/ns |
| 0                              | Default   | 0.10 | 0.15 | 0.22 | V/ns |

<sup>1.</sup> Minimum and maximum values are taken at the temperature and voltage limits; for instance, 70°C ambient at 90% of V<sub>DD</sub>IO, and -30°C at 110% of V<sub>DD</sub>IO. All values are taken at the 50% transition point. The loading used is 20 pF.

Table 9. I/O FALL SLEW RATE (2.8 V V<sub>DD</sub>\_IO) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min  | Тур  | Max  | Unit |
|--------------------------------|-----------|------|------|------|------|
| 7                              | Default   | 1.00 | 1.62 | 2.41 | V/ns |
| 6                              | Default   | 0.76 | 1.24 | 1.88 | V/ns |
| 5                              | Default   | 0.60 | 0.98 | 1.50 | V/ns |
| 4                              | Default   | 0.46 | 0.75 | 1.16 | V/ns |
| 3                              | Default   | 0.35 | 0.56 | 0.86 | V/ns |
| 2                              | Default   | 0.25 | 0.40 | 0.61 | V/ns |
| 1                              | Default   | 0.17 | 0.27 | 0.41 | V/ns |
| 0                              | Default   | 0.11 | 0.16 | 0.24 | V/ns |

Minimum and maximum values are taken at the temperature and voltage limits; for instance, 70°C ambient at 90% of V<sub>DD</sub>IO, and -30°C at 110% of V<sub>DD</sub>IO. All values are taken at the 50% transition point. The loading used is 20 pF.

Table 10. I/O RISE SLEW RATE (1.8 V V<sub>DD</sub>\_IO) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min  | Тур  | Max  | Unit |
|--------------------------------|-----------|------|------|------|------|
| 7                              | Default   | 0.41 | 0.65 | 1.10 | V/ns |
| 6                              | Default   | 0.30 | 0.47 | 0.79 | V/ns |
| 5                              | Default   | 0.24 | 0.37 | 0.61 | V/ns |
| 4                              | Default   | 0.19 | 0.28 | 0.46 | V/ns |
| 3                              | Default   | 0.14 | 0.21 | 0.34 | V/ns |
| 2                              | Default   | 0.10 | 0.15 | 0.24 | V/ns |
| 1                              | Default   | 0.07 | 0.10 | 0.16 | V/ns |
| 0                              | Default   | 0.04 | 0.06 | 0.10 | V/ns |

<sup>1.</sup> Minimum and maximum values are taken at the temperature and voltage limits; for instance, 70°C ambient at 90% of V<sub>DD</sub>IO, and -30°C at 110% of V<sub>DD</sub>IO. All values are taken at the 50% transition point. The loading used is 20 pF.

Table 11. I/O FALL SLEW RATE (1.8 V V<sub>DD</sub>\_IO) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min  | Тур  | Max  | Unit |
|--------------------------------|-----------|------|------|------|------|
| 7                              | Default   | 0.42 | 0.68 | 1.11 | V/ns |
| 6                              | Default   | 0.32 | 0.51 | 0.84 | V/ns |
| 5                              | Default   | 0.26 | 0.41 | 0.67 | V/ns |
| 4                              | Default   | 0.20 | 0.32 | 0.52 | V/ns |
| 3                              | Default   | 0.16 | 0.24 | 0.39 | V/ns |
| 2                              | Default   | 0.12 | 0.18 | 0.28 | V/ns |
| 1                              | Default   | 0.08 | 0.12 | 0.19 | V/ns |
| 0                              | Default   | 0.05 | 0.07 | 0.11 | V/ns |

Minimum and maximum values are taken at the temperature and voltage limits; for instance, 70°C ambient at 90% of V<sub>DD</sub>IO, and -30°C at 110% of V<sub>DD</sub>IO. All values are taken at the 50% transition point. The loading used is 20 pF.

### **DC Electrical Characteristics**

The DC electrical characteristics are shown in Table 12, Table 13, Table 14, and Table 15.

**Table 12. DC ELECTRICAL CHARACTERISTICS** 

| Symbol                | Definition            | Condition   | Min                       | Тур     | Max                       | Unit |
|-----------------------|-----------------------|---|---------------------------|---------|---------------------------|------|
| V <sub>DD</sub>       | Core Digital Voltage  |   | 1.7                       | 1.8     | 1.95                      | ٧    |
| V <sub>DD</sub> _IO   | I/O Digital Voltage   |   | 1.7/2.5                   | 1.8/2.8 | 1.9/3.1                   | ٧    |
| V <sub>AA</sub>       | Analog Voltage        |   | 2.5                       | 2.8     | 3.1                       | ٧    |
| V <sub>AA</sub> _PIX  | Pixel Supply Voltage  |   | 2.5                       | 2.8     | 3.1                       | V    |
| V <sub>DD</sub> _PLL  | PLL Supply Voltage    |   | 2.5                       | 2.8     | 3.1                       | ٧    |
| V <sub>DD</sub> _SLVS | HiSPi Supply Voltage  |   | 0.3                       | 0.4     | 0.6                       | ٧    |
| V <sub>IH</sub>       | Input HIGH Voltage    |   | V <sub>DD</sub> _IO * 0.7 | =       | -                         | ٧    |
| V <sub>IL</sub>       | Input LOW Voltage     |   | -                         | _       | V <sub>DD</sub> _IO * 0.3 | ٧    |
| I <sub>IN</sub>       | Input Leakage Current | No Pull-up Resistor;<br>V <sub>IN</sub> = V <sub>DD</sub> _IO or D <sub>GND</sub> | 20                        | -       | _                         | μА   |
| V <sub>OH</sub>       | Output HIGH Voltage   |   | V <sub>DD</sub> _IO - 0.3 | -       | -                         | ٧    |
| V <sub>OL</sub>       | Output LOW Voltage    | V <sub>DD</sub> IO = 2.8 V  | -                         | -       | 0.4                       | ٧    |
| I <sub>OH</sub>       | Output HIGH Current   | At Specified V <sub>OH</sub>  | -22                       | -       | =                         | mA   |
| I <sub>OL</sub>       | Output LOW Current    | At Specified V <sub>OL</sub>  | -                         | -       | 22                        | mA   |

CAUTION:

Stresses greater than those listed in Table 13 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Table 13. ABSOLUTE MAXIMUM RATINGS** 

| Symbol              | Parameter                           | Minimum | Maximum                   | Unit |
|---------------------|-------------------------------------|---------|---------------------------|------|
| V <sub>SUPPLY</sub> | Power Supply Voltage (All Supplies) | -0.3    | 4.5                       | V    |
| I <sub>SUPPLY</sub> | Total Power Supply Current          | =       | 200                       | mA   |
| I <sub>GND</sub>    | Total Ground Current                | =       | 200                       | mA   |
| V <sub>IN</sub>     | DC Input Voltage                    | -0.3    | V <sub>DD</sub> _IO + 0.3 | V    |
| V <sub>OUT</sub>    | DC Output Voltage                   | -0.3    | V <sub>DD</sub> IO + 0.3  | V    |
| T <sub>STG</sub>    | Storage Temperature (Note 1)        | -40     | +85                       | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 14. OPERATING CURRENT CONSUMPTION FOR PARALLEL OUTPUT

 $(V_{AA} = V_{AA}\_PIX = V_{DD}\_IO = V_{DD}\_PLL = 2.8 \text{ V}; V_{DD} = 1.8 \text{ V}; PLL \text{ Enabled and PIXCLK} = 74.25 \text{ MHz}; T_A = 25 ^{\circ}C; C_{LOAD} = 10 \text{ pF})$ 

| Symbol               | Parameter                     | Condition                                   | Min | Тур            | Max | Unit |
|----------------------|-------------------------------|---|-----|----------------|-----|------|
| I <sub>DD</sub>      | Digital Operating Current     | Parallel, Streaming, Full Resolution 45 fps | -   | 45             | 55  | mA   |
| I <sub>DD</sub> _IO  | I/O Digital Operating Current | Parallel, Streaming, Full Resolution 45 fps | -   | 50<br>(Note 1) | -   | mA   |
| I <sub>AA</sub>      | Analog Operating Current      | Parallel, Streaming, Full Resolution 45 fps | -   | 45             | 50  | mA   |
| I <sub>AA</sub> _PIX | Pixel Supply Current          | Parallel, Streaming, Full Resolution 45 fps | -   | 6              | 10  | mA   |
| I <sub>DD</sub> _PLL | PLL Supply Current            | Parallel, Streaming, Full Resolution 45 fps | _   | 6              | 8   | mA   |

<sup>1.</sup> I<sub>DD</sub>IO operating current is specified with image at 1/2 saturation level.

<sup>1.</sup> Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Table 15. STANDBY CURRENT CONSUMPTION**

(Analog –  $V_{AA}$  +  $V_{AA}$ PIX +  $V_{DD}$ PLL; Digital –  $V_{DD}$  +  $V_{DD}$ IO;  $T_A$  = 25°C)

| Definition                               | Condition      | Min | Тур  | Max | Unit |
|--|----------------|-----|------|-----|------|
| Hard Standby (Clock Off, Driven Low)     | Analog, 2.8 V  | _   | 3    | 10  | μΑ   |
|  | Digital, 1.8 V | _   | 8    | 75  | μΑ   |
| Hard Standby (Clock On, EXTCLK = 20 MHz) | Analog, 2.8 V  | _   | 12   | 20  | μΑ   |
|  | Digital, 1.8 V | _   | 0.87 | 1.3 | mA   |
| Soft Standby (Clock Off, Driven Low)     | Analog, 2.8 V  | _   | 3    | 10  | μΑ   |
|  | Digital, 1.8 V | -   | 8    | 75  | μΑ   |
| Soft Standby (Clock On, EXTCLK = 20 MHz) | Analog, 2.8 V  | _   | 12   | 20  | μΑ   |
|  | Digital, 1.8 V | _   | 0.87 | 1.3 | mA   |

### **HiSPi Electrical Specifications**

The ON Semiconductor MT9M021/MT9M031 sensor supports SLVS mode only, and does not have a DLL for timing adjustments. Refer to the High-Speed Serial Pixel (HiSPi) Interface Physical Layer Specification v2.00.00 for electrical definitions, specifications, and timing

information. The  $V_{DD}$ \_SLVS supply in this data sheet corresponds to  $V_{DD}$ \_TX in the HiSPi Physical Layer Specification. Similarly,  $V_{DD}$  is equivalent to  $V_{DD}$ \_HiSPi as referenced in the specification. The HiSPi transmitter electrical specifications are listed at 700 MHz.

# Table 16. INPUT VOLTAGE AND CURRENT (HISPI POWER SUPPLY 0.4 V)

(Measurement Conditions: Max Freq. 700 MHz)

| Symbol                 | Parameter   | Min                             | Тур                     | Max                             | Unit |
|------------------------|---|---------------------------------|-------------------------|---------------------------------|------|
| I <sub>DD</sub> _SLVS  | Supply Current (PWR <sub>HiSPi</sub> ) (Driving 100 Ω Load)         | -                               | 10                      | 15                              | mA   |
| V <sub>CMD</sub>       | HiSPi Common Mode Voltage (Driving 100 $\Omega$ Load)               | V <sub>DD</sub> _SLVS x<br>0.45 | V <sub>DD</sub> _SLVS/2 | V <sub>DD</sub> _SLVS x<br>0.55 | V    |
| V <sub>OD</sub>        | HiSPi Differential Output Voltage (Driving 100 $\Omega$ Load)       | V <sub>DD</sub> _SLVS x<br>0.36 | V <sub>DD</sub> _SLVS/2 | V <sub>DD</sub> _SLVS x<br>0.64 | V    |
| $\Delta V_{CM}$        | Change in V <sub>CM</sub> between Logic 1 and 0                     | -                               | -                       | 25                              | mV   |
| V <sub>OD</sub>        | Change in  V <sub>OD</sub>   between Logic 1 and 0                  | -                               | -                       | 25                              | mV   |
| NM                     | V <sub>OD</sub> Noise Margin  | _                               | -                       | 30                              | %    |
| ΔV <sub>CM</sub>       | Difference in V <sub>CM</sub> between any Two Channels              | -                               | -                       | 50                              | mV   |
| $ \Delta V_{OD} $      | Difference in V <sub>OD</sub> between any Two Channels              | -                               | -                       | 100                             | mV   |
| ΔV <sub>CM</sub> _ac   | Common-mode AC Voltage (pk) without V <sub>CM</sub> Cap Termination | -                               | -                       | 50                              | mV   |
| ΔV <sub>CM</sub> _ac   | Common-mode AC Voltage (pk) with V <sub>CM</sub> Cap Termination    | -                               | -                       | 30                              | mV   |
| V <sub>OD</sub> _ac    | Max Overshoot Peak  V <sub>OD</sub>                                 | -                               | -                       | 1.3 x  V <sub>OD</sub>          | V    |
| V <sub>diff_pkpk</sub> | Max Overshoot V <sub>diff pk-pk</sub>                               | -                               | -                       | 2.6 x  V <sub>OD</sub>          | V    |
| V <sub>eye</sub>       | Eye Height  | 1.4 x V <sub>OD</sub>           | -                       | -                               |      |
| R <sub>o</sub>         | Single-ended Output Impedance                                       | 35                              | 50                      | 70                              | Ω    |
| $\Delta R_{o}$         | Output Impedance Mismatch   | -                               | _                       | 20                              | %    |




Figure 8. Differential Output Voltage for Clock and Data Pairs

#### **Table 17. RISE AND FALL TIMES**

(Measurement Conditions: HiSPi Power Supply 0.4 V, Max Freq. 700 MHz)

| Symbol                 | Parameter                                   | Min    | Тур     | Max  | Unit |
|------------------------|---|--------|---------|------|------|
| 1/UI                   | Data Rate                                   | 280    | -       | 700  | Mb/s |
| TxPRE                  | Max Setup Time from Transmitter (Note 1)    | 0.3    | =       | =    | UI   |
| TxPost                 | Max Hold Time from Transmitter              | 0.3    | -       | =    | UI   |
| RISE                   | Rise Time (20-80%)                          | _      | 0.25 UI | =    |      |
| FALL                   | Fall Time (20-80%)                          | 150 ps | 0.25 UI | =    |      |
| PLL_DUTY               | Clock Duty                                  | 45     | 50      | 55   | %    |
| t <sub>pw</sub>        | Bitrate Period (Note 1)                     | 1.43   | -       | 3.57 | ns   |
| t <sub>eye</sub>       | Eye Width (Notes 1, 2)                      | 0.3    | -       | -    | UI   |
| t <sub>totaljit</sub>  | Data Total Jitter (pk pk)@1e-9 (Notes 1, 2) | -      | -       | 0.2  | UI   |
| t <sub>ckjit</sub>     | Clock Period Jitter (RMS) (Note 2)          | _      | -       | 50   | ps   |
| t <sub>cyjit</sub>     | Clock Cycle to Cycle Jitter (RMS) (Note 2)  | -      | -       | 100  | ps   |
| t <sub>chskew</sub>    | Clock to Data Skew (Notes 1, 2)             | -0.1   | -       | 0.1  | UI   |
| t <sub> PHYskew </sub> | PHY-to-PHY Skew (Notes 1, 5)                | _      | -       | 2.1  | UI   |
| t <sub>DIFFSKEW</sub>  | Mean Differential Skew (Note 6)             | -100   | -       | 100  | ps   |

- 1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
- 2. Taken from 0 V crossing point.
- 3. Also defined with a maximum loading capacitance of 10 pF on any pin. The loading capacitance may also need to be less for higher bitrates so the rise and fall times do not exceed the maximum 0.3 UI.
- 4. The absolute mean skew between the Clock lane and any Data Lane in the same PHY between any edges.
- 5. The absolute mean skew between any Clock in one PHY and any Data lane in any other PHY between any edges.
- 6. Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean V<sub>CM</sub> point.




Figure 9. Eye Diagram for Clock and Data Signals




Figure 10. Skew within the PHY and Output Channels

#### POWER-ON RESET AND STANDBY TIMING

### **Power-Up Sequence**

The recommended power-up sequence for the MT9M021/MT9M031 is shown in Figure 11. The available power supplies ( $V_{DD}$ \_IO,  $V_{DD}$ ,  $V_{DD}$ \_SLVS,  $V_{DD}$ \_PLL,  $V_{AA}$ ,  $V_{AA}$ \_PIX) must have the separation specified below.

- 1. Turn on V<sub>DD</sub>\_PLL power supply.
- 2. After 0–10  $\mu$ s, turn on  $V_{AA}$  and  $V_{AA}$ -PIX power supply.
- 3. After  $0-10 \mu s$ , turn on  $V_{DD}$  IO power supply.
- 4. After the last power supply is stable, enable EXTCLK.

- 5. Assert RESET BAR for at least 1 ms.
- 6. Wait 150000 EXTCLKs (for internal initialization into software standby).
- 7. Configure PLL, output, and image settings to desired values.
- 8. Wait 1 ms for the PLL to lock.
- 9. Set streaming mode (R0x301a[2] = 1).




Figure 11. Power Up

### Table 18. POWER-UP SEQUENCE

| Symbol         | Definition  | Min        | Тур         | Max | Unit    |
|----------------|---|------------|-------------|-----|---------|
| t <sub>O</sub> | V <sub>DD</sub> _PLL to V <sub>AA</sub> /V <sub>AA</sub> _PIX | 0          | 10          | -   | μs      |
| t <sub>1</sub> | V <sub>AA</sub> /V <sub>AA</sub> _PIX to V <sub>DD</sub> _IO  | 0          | 10          | I   | μs      |
| t <sub>2</sub> | V <sub>DD</sub> _IO to V <sub>DD</sub>                        | 0          | 10          | ı   | μs      |
| t <sub>3</sub> | V <sub>DD</sub> to V <sub>DD</sub> _SLVS                      | 0          | 10          | -   | μs      |
| t <sub>X</sub> | Xtal Settle Time  | _          | 30 (Note 1) | =   | ms      |
| t <sub>4</sub> | Hard Reset  | 1 (Note 2) | _           | =   | ms      |
| t <sub>5</sub> | Internal Initialization                                       | 150000     | _           | -   | EXTCLKs |
| t <sub>6</sub> | PLL Lock Time   | 1          | _           | =   | ms      |

<sup>1.</sup> Xtal settling time is component-dependent, usually taking about 10-100 ms.

<sup>2.</sup> Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.

It is critical that V<sub>DD</sub>\_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the
others. If the case happens that V<sub>DD</sub>\_PLL is powered after other supplies then the sensor may have functionality issues and will experience
high current draw on this supply.

### **Power-Down Sequence**

The recommended power-down sequence for the MT9M021/MT9M031 is shown in Figure 12. The available power supplies ( $V_{DD}$ \_IO,  $V_{DD}$ ,  $V_{DD}$ \_SLVS,  $V_{DD}$ \_PLL,  $V_{AA}$ ,  $V_{AA}$ \_PIX) must have the separation specified below.

- 1. Disable streaming if output is active by setting standby R0x301a[2] = 0.
- 2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
- 3. Turn off  $V_{DD}$ \_SLVS.
- 4. Turn off V<sub>DD</sub>.
- 5. Turn off  $V_{DD}$ \_IO.
- 6. Turn off  $V_{AA}/V_{AA}$ \_PIX.
- 7. Turn off  $V_{DD}$ \_PLL.




Figure 12. Power Down

### **Table 19. POWER-DOWN SEQUENCE**

| Symbol         | Parameter   | Min | Тур | Max | Unit |
|----------------|---|-----|-----|-----|------|
| t <sub>O</sub> | V <sub>DD</sub> _SLVS to V <sub>DD</sub>                      | 0   | _   | ı   | μs   |
| t <sub>1</sub> | V <sub>DD</sub> to V <sub>DD</sub> IO                         | 0   | _   | -   | μs   |
| t <sub>2</sub> | V <sub>DD</sub> IO to V <sub>AA</sub> /V <sub>AA</sub> PIX    | 0   | _   | _   | μs   |
| t <sub>3</sub> | V <sub>AA</sub> /V <sub>AA</sub> _PIX to V <sub>DD</sub> _PLL | 0   | _   | =   | μs   |
| t <sub>4</sub> | PwrDn until Next PwrUp Time                                   | 100 | _   | _   | ms   |

<sup>1.</sup> t4 is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.




Figure 13. Quantum Efficiency – Monochrome Sensor





Figure 14. Quantum Efficiency - Color Sensor



IBGA63 9x9 CASE 503AQ ISSUE A


#### **DATE 25 JUN 2018**





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION  ${\sf b}$  IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO DATUM C.
- COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS
- 5. DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- MAXIMUM ROTATION OF OPTICAL AREA RELATIVE TO D AND E
   WILL BE 0.5°. OPTICAL AREA IS DEFINED BY THE ACTIVE
   PIXEL ARRAY. REFER TO THE DEVICE DATASHEET FOR TOTAL
   ARRAY AND FIRST ACTIVE PIXEL DEFINITIONS.
- 7. PARALLELISM APPLIES ONLY TO THE OPTICAL AREA.
- 8. OPTICAL CENTER OFFSET WITH RESPECT TO THE PACKAGE
  CENTER IS X=0.00 MICRONS, Y=0.00 MICRONS ±75 MICRONS,

|              | MILLIMETERS |       |  |
|--------------|-------------|-------|--|
| D <b>I</b> M | MIN.        | MAX.  |  |
| Α            |             | 1.55  |  |
| A1           | 0.35        | 0.45  |  |
| А3           | 0.425       | 0.525 |  |
| A4           | 0.475       | 0.575 |  |
| b            | 0.45        | 0.55  |  |
| D            | 9.00 E      | BSC   |  |
| D2           | 6.90        | 7.10  |  |
| E            | 9.00 8      | 3SC   |  |
| E2           | 6.90        | 7.10  |  |
| е            | 1.00 BSC    |       |  |
| F            | 0.38        | 0.42  |  |







| DOCUMENT NUMBER: | 98AON94055F | Electronic versions are uncontrolled except when accessed directly from the Document<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|---|-------------|
| DESCRIPTION:     | IBGA63 9x9  |   | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

NOTE 7

NOTE 5

OPTICAL AREA

### ILCC48 10x10 CASE 847AJ **ISSUE A**


NOTE 6

// 0.05 D

**DATE 07 FEB 2018** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION A INCLUDES THE PACKAGE BODY AND LID BUT DOES NOT INCLUDE HEATSINKS OR OTHER ATTACHED FEATURES.
- 4. THE LID DEFINED BY DIMENSIONS DI AND EI MUST BE LOCATED WITHIN DIMENSIONS D AND E.
- MAXIMUM ROTATION OF OPTICAL AREA RELATIVE D AND E WILL BE 0.5°. OPTICAL AREA IS DEFINED BY THE ACTIVE PIXEL ARRAY, REFER TO THE DEVICE DATA SHEET FOR TOTAL ARRAY AND FIRST PIXEL DEFINITIONS.
- 6. PARALLELISM APPLIES DNLY TO THE OPTICAL AREA.
- 7. OPTICAL CENTER OFFSET WITH RESPECT TO THE PACKAGE CENTER IS X= 0.00 MICRONS, Y= 0.00 MICRONS  $\pm 75$  MICRONS.



FIRST ACTIVE PIXEL

В

|     | MILLIMETERS |       |  |
|-----|-------------|-------|--|
| DIM | MIN.        | MAX.  |  |
| Α   |             | 1.38  |  |
| A1  | 0.50        | REF   |  |
| A2  | 0.650       | 0.800 |  |
| АЗ  | 0.475       | 0.575 |  |
| b   | 0.35        | 0.45  |  |
| D   | 10.00       | BSC   |  |
| D1  | 6.90        | 7.10  |  |
| D2  | 9.00        | BSC   |  |
| Ε   | 10.00       | B2C   |  |
| E1  | 6.90        | 7.10  |  |
| E2  | 9.00        | BSC   |  |
| e   | 0.70        | BSC   |  |
| F   | 0.38        | 0.42  |  |
| L   | 0.75        | 0.85  |  |
| L1  | 1.35        | 1.45  |  |
|     |             |       |  |

| DOCUMENT NUMBER: | 98AON94052F               | Electronic versions are uncontrolle                                      | •           |
|------------------|---------------------------|--|-------------|
| STATUS:          | ON SEMICONDUCTOR STANDARD | accessed directly from the Document I versions are uncontrolled except v | , ,         |
| REFERENCE:       |                           | "CONTROLLED COPY" in red.  |             |
| DESCRIPTION:     | ILCC48 10X10              |  | PAGE 1 OF 2 |

ON Semiconductor®



DOCUMENT NUMBER: 98AON94052F

PAGE 2 OF 2

| ISSUE | REVISION  | DATE        |
|-------|---|-------------|
| 0     | RELEASED FOR PRODUCTION FROM APTINA POD# A1000GS TO ON SEMI-CONDUCTOR. REQ. BY D. TRUHITTE. | 30 DEC 2014 |
| А     | DRAWING UPDATED TO LATEST ON SEMICONDUCTOR STYLES AND DEFINITIONS. REQ. BY M. FORBIS.       | 07 FEB 2018 |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and separating the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, emplo

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative