
### **Functional Block Diagram**



### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

V <sub>DD</sub>	7.0V
All inputs and outputs w.r.t. $V_{SS}$	-0.3V to V <sub>DD</sub> +0.3V
Storage temperature	65°C to +150°C
Ambient temp. with power applied	65°C to +125°C
Maximum Junction Temperature	150°C
ESD protection on all pins (HBM)	> 4 kV

**† Notice:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL SPECIFICATIONS**

**Electrical Characteristics:** Unless otherwise noted, all parameters apply at  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ , and  $V_{REF} = 5V$ . Full differential input configuration (Figure 1-5) with fixed common mode voltage of 2.5V. All parameters apply over temperature with  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C (Note 7). Conversion speed ( $F_{SAMPLE}$ ) is 100 ksps with  $F_{CLK} = 21*F_{SAMPLE}$ 

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Conversion Rate					-	·
Maximum Sampling Frequency	F <sub>SAMPLE</sub>		_	100	ksps	See F <sub>CLK</sub> specification. Note 8
Conversion Time	T <sub>CONV</sub>		13		CLK periods	
Acquisition Time	T <sub>ACQ</sub>		1.5		CLK periods	
DC Accuracy						
Resolution		12	data bits	+ sign	bits	
Integral Nonlinearity	INL	—	±0.5	±1	LSB	MCP3302/04-B
		—	±1	±2	LSB	MCP3302/04-C
Differential Nonlinearity	DNL	—	±0.5	±1	LSB	Monotonic over temperature
Positive Gain Error		-3	-0.75	+2	LSB	
Negative Gain Error		-3	-0.5	+2	LSB	
Offset Error		-3	+3	+6	LSB	
Dynamic Performance						
Total Harmonic Distortion	THD	—	-91	_	dB	Note 3
Signal-to-Noise and Distortion	SINAD	—	78	_	dB	Note 3
Spurious Free Dynamic Range	SFDR	—	92	_	dB	Note 3
Common Mode Rejection	CMRR	—	79	_	dB	Note 6
Channel to Channel Crosstalk	СТ	—	> -110	_	dB	Note 6
Power Supply Rejection	PSR	—	74	-	dB	Note 4
Reference Input						
Voltage Range		0.4	—	V <sub>DD</sub>	V	Note 2
Current Drain		—	100	150	μA	
		_	0.001	3	μA	<u>CS</u> = V <sub>DD</sub> = 5V

**Note 1:** This specification is established by characterization and not 100% tested.

2: See characterization graphs that relate converter performance to V<sub>REF</sub> level.

**3:** V<sub>IN</sub> = 0.1V to 4.9V @ 1 kHz.

4:  $V_{DD} = 5V DC \pm 500 \text{ mV}_{P-P} @ 1 \text{ kHz}$ , see test circuit Figure 1-4.

5: Maximum clock frequency specification must be met.

6:  $V_{REF}$  = 400 mV,  $V_{IN}$  = 0.1V to 4.9V @ 1 kHz.

- 7: TSSOP devices are only specified at 25°C and +85°C.
- 8: For slow sample rates, see Section 5.2 "Driving the Analog Input" for limitations on clock frequency.

9: 4.5V - 5.5V is the supply voltage range for specified performance.

# **ELECTRICAL SPECIFICATIONS (CONTINUED)**

**Electrical Characteristics:** Unless otherwise noted, all parameters apply at  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ , and  $V_{REF} = 5V$ . Full differential input configuration (Figure 1-5) with fixed common mode voltage of 2.5V. All parameters apply over temperature with  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (Note 7). Conversion speed ( $F_{SAMPLE}$ ) is 100 ksps with  $F_{CLK} = 21^*F_{SAMPLE}$ 

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Analog Inputs	•					•
Full Scale Input Span	CH0 - CH7	-V <sub>REF</sub>	_	V <sub>REF</sub>	V	
Absolute Input Voltage	CH0 - CH7	-0.3	_	V <sub>DD</sub> + 0.3	V	
Leakage Current		_	0.001	±1	μA	
Switch Resistance	R <sub>S</sub>	_	1	—	kΩ	See Figure 5-3
Sample Capacitor	C <sub>SAMPLE</sub>	—	25	—	pF	See Figure 5-3
Digital Input/Output						·
Data Coding Format		Binary	Two's Co	omplement		
High Level Input Voltage	V <sub>IH</sub>	0.7 V <sub>DD</sub>	_	—	V	
Low Level Input Voltage	V <sub>IL</sub>	_	_	0.3 V <sub>DD</sub>	V	
High Level Output Voltage	V <sub>OH</sub>	4.1	_	—	V	I <sub>OH</sub> = -1 mA, V <sub>DD</sub> = 4.5V
Low Level Output Voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1 mA, V <sub>DD</sub> = 4.5V
Input Leakage Current	ILI	-10	_	10	μA	$V_{IN} = V_{SS}$ or $V_{DD}$
Output Leakage Current	I <sub>LO</sub>	-10		10	μA	$V_{OUT} = V_{SS} \text{ or } V_{DD}$
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>	—	_	10	pF	T <sub>A</sub> = +25°C, F = 1 MHz, <b>Note 1</b>
Timing Specifications:						
Clock Frequency (Note 8)	F <sub>CLK</sub>	0.105	_	2.1	MHz	V <sub>DD</sub> = 5V, F <sub>SAMPLE</sub> = 100 ksps
Clock High Time	Т <sub>НІ</sub>	210	_	_	ns	Note 5
Clock Low Time	T <sub>LO</sub>	210	_	—	ns	Note 5
CS Fall To First Rising CLK Edge	T <sub>SUCS</sub>	100		—	ns	
Data In Setup time	T <sub>SU</sub>	50		—	ns	
Data In Hold Time	T <sub>HD</sub>	50	_	—	ns	
CLK Fall To Output Data Valid	T <sub>DO</sub>	_	_	125	ns	V <sub>DD</sub> = 5V, see Figure 1-2
		—	_	200	ns	V <sub>DD</sub> = 2.7V, see Figure 1-2
CLK Fall To Output Enable	T <sub>EN</sub>	_	_	125	ns	V <sub>DD</sub> = 5V, see Figure 1-2
		_		200	ns	V <sub>DD</sub> = 2.7V, see Figure 1-2
CS Rise To Output Disable	T <sub>DIS</sub>	—	_	100	ns	See test circuits, Figure 1-2 Note 1
CS Disable Time	T <sub>CSH</sub>	475	_	—	ns	
D <sub>OUT</sub> Rise Time	T <sub>R</sub>	-	—	100	ns	See test circuits, Figure 1-2 Note 1
D <sub>OUT</sub> Fall Time	T <sub>F</sub>	-	_	100	ns	See test circuits, Figure 1-2 Note 1

**Note 1:** This specification is established by characterization and not 100% tested.

2: See characterization graphs that relate converter performance to V<sub>REF</sub> level.

**3:** V<sub>IN</sub> = 0.1V to 4.9V @ 1 kHz.

4:  $V_{DD} = 5V DC \pm 500 \text{ mV}_{P-P} @ 1 \text{ kHz}$ , see test circuit Figure 1-4.

**5:** Maximum clock frequency specification must be met.

- 6:  $V_{REF}$  = 400 mV,  $V_{IN}$  = 0.1V to 4.9V @ 1 kHz.
- 7: TSSOP devices are only specified at 25°C and +85°C.
- 8: For slow sample rates, see Section 5.2 "Driving the Analog Input" for limitations on clock frequency.
- 9: 4.5V 5.5V is the supply voltage range for specified performance.

# **ELECTRICAL SPECIFICATIONS (CONTINUED)**

**Electrical Characteristics:** Unless otherwise noted, all parameters apply at  $V_{DD} = 5V$ ,  $V_{SS} = 0V$ , and  $V_{REF} = 5V$ . Full differential input configuration (Figure 1-5) with fixed common mode voltage of 2.5V. All parameters apply over temperature with  $T_A = -40^{\circ}$ C to +85°C (Note 7). Conversion speed ( $F_{SAMPLE}$ ) is 100 ksps with  $F_{CLK} = 21^*F_{SAMPLE}$ 


Parameter	Symbol	Min	Тур	Мах	Units	Conditions
Power Requirements:	•					
Operating Voltage	V <sub>DD</sub>	4.5	—	5.5	V	Note 9
Operating Current	I <sub>DD</sub>		300	450	μA	V <sub>DD</sub> , V <sub>REF</sub> = 5V, D <sub>OUT</sub> unloaded
			200	_	μA	$V_{DD}$ , $V_{REF}$ = 2.7V, $D_{OUT}$ unloaded
Standby Current	I <sub>DDS</sub>	—	0.05	1	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}} = 5.0\text{V}$

Note 1: This specification is established by characterization and not 100% tested.

- 2: See characterization graphs that relate converter performance to V<sub>REF</sub> level.
- **3:** V<sub>IN</sub> = 0.1V to 4.9V @ 1 kHz.
- 4:  $V_{DD}$  =5V DC ±500 mV<sub>P-P</sub> @ 1 kHz, see test circuit Figure 1-4.
- 5: Maximum clock frequency specification must be met.
- 6: V<sub>REF</sub> = 400 mV, V<sub>IN</sub> = 0.1V to 4.9V @ 1 kHz.
- 7: TSSOP devices are only specified at 25°C and +85°C.
- 8: For slow sample rates, see Section 5.2 "Driving the Analog Input" for limitations on clock frequency.
- 9: 4.5V 5.5V is the supply voltage range for specified performance.

## **TEMPERATURE CHARACTERISTICS**

Electrical Specifications: Unless otherwise indicated, V <sub>DD</sub> = +2.7V to +5.5V, V <sub>SS</sub> = GND.						
Parameters	Sym	Min	Тур	Мах	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T <sub>A</sub>	-40		+125	°C	
Operating Temperature Range	T <sub>A</sub>	-40	—	+125	°C	
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 14L-PDIP	$\theta_{JA}$		70		°C/W	
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	95.3	_	°C/W	
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W	
Thermal Resistance, 16L-PDIP	$\theta_{JA}$		70		°C/W	
Thermal Resistance, 16L-SOIC	$\theta_{JA}$	—	86.1	—	°C/W	





<sup>© 2011</sup> Microchip Technology Inc.

#### 1.1 Test Circuits







FIGURE 1-2:

Load Circuit for  $T_R$ ,  $T_F$ ,  $T_{DO}$ .







\*Waveform 1 is for an output with internal conditions such that the output is high, unless disabled by the output control.

†Waveform 2 is for an output with internal conditions such that the output is low, unless disabled by the output control.

**FIGURE 1-3:** Load circuit for  $T_{DIS}$  and  $T_{EN}$ .




FIGURE 1-4: Power Supply Sensitivity Test Circuit (PSRR).




FIGURE 1-5: Full Differential Test Configuration Example.




FIGURE 1-6: Pseudo Differential Test Configuration Example.

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $V_{DD} = V_{REF} = 5V$ , full differential input configuration,  $V_{SS} = 0V$ ,  $F_{SAMPLE} = 100$  ksps,  $F_{CLK} = 21*F_{SAMPLE}$ ,  $T_A = +25^{\circ}C$ .




FIGURE 2-1: Integral Nonlinearity (INL) vs. Sample Rate.




FIGURE 2-2: vs. V<sub>REE.</sub>




FIGURE 2-3: Integral Nonlinearity (INL) vs. Code (Representative Part).




FIGURE 2-4: Integral Nonlinearity (INL) vs. Temperature.





FIGURE 2-5: Differential Nonlinearity (DNL) vs. Sample Rate.





**FIGURE 2-6:** Differential Nonlinearity (DNL) vs. V<sub>REF</sub>

© 2011 Microchip Technology Inc.

# MCP3302/04

Note: Unless otherwise indicated, V<sub>DD</sub> = V<sub>REF</sub> = 5V, Full differential input configuration, V<sub>SS</sub> = 0V, F<sub>SAMPLE</sub> = 100 ksps,  $F_{CLK} = 21*F_{SAMPLE}, T_A = +25°C.$ 








FIGURE 2-8: Differential Nonlinearity (DNL) vs. Temperature.





FIGURE 2-9:

Positive Gain Error vs. V<sub>REF</sub>






FIGURE 2-11: Positive Gain Error vs. Temperature.






FIGURE 2-12: Signal-to-Noise Ratio (SNR) vs. Input Frequency.

**Note:** Unless otherwise indicated,  $V_{DD} = V_{REF} = 5V$ , Full differential input configuration,  $V_{SS} = 0V$ ,  $F_{SAMPLE} = 100$  ksps,  $F_{CLK} = 21*F_{SAMPLE}, T_A = +25°C.$ 









FIGURE 2-14: Temperature.





**FIGURE 2-15:** Signal-to-Noise and Distortion (SINAD) vs. Input Frequency.






FIGURE 2-16: Signal-to-Noise and Distortion (SINAD) vs. Input Signal Level.




**FIGURE 2-17:** Effective Number of Bits (ENOB) vs. V<sub>REF</sub>.




**FIGURE 2-18:** Spurious Free Dynamic Range (SFDR) vs. Input Frequency.

# MCP3302/04

**Note:** Unless otherwise indicated,  $V_{DD} = V_{REF} = 5V$ , Full differential input configuration,  $V_{SS} = 0V$ ,  $F_{SAMPLE} = 100$  ksps,  $F_{CLK} = 21*F_{SAMPLE}$ ,  $T_A = +25^{\circ}C$ .











FIGURE 2-20: Effective Number of Bits (ENOB) vs. Input Frequency.



**FIGURE 2-21:** Power Supply Rejection (PSR) vs. Ripple Frequency. A 0.1  $\mu$ F bypass capacitor is connected to the V<sub>DD</sub> pin.








FIGURE 2-23: I<sub>DD</sub> vs. Sample Rate.





FIGURE 2-24: I<sub>DD</sub> vs. Temperature.



**Note:** Unless otherwise indicated,  $V_{DD} = V_{REF} = 5V$ , Full differential input configuration,  $V_{SS} = 0V$ ,  $F_{SAMPLE} = 100$  ksps,  $F_{CLK} = 21*F_{SAMPLE}, T_A = +25°C.$ 

FIGURE 2-30: Negative Gain Error vs. Reference Voltage.

<sup>© 2011</sup> Microchip Technology Inc.

# MCP3302/04

**Note:** Unless otherwise indicated,  $V_{DD} = V_{REF} = 5V$ , Full differential input configuration,  $V_{SS} = 0V$ ,  $F_{SAMPLE} = 100$  ksps,  $F_{CLK} = 21*F_{SAMPLE}$ ,  $T_A = +25^{\circ}C$ .





FIGURE 2-31: Temperature.



vs. Frequency.

Common Mode Rejection

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1:PIN FUNCTION TABLE

MCP3302	MCP3304	Or work of	Description
PDIP, SOIC, TSSOP	PDIP, SOIC	Symbol	Description
1	1	CH0	Analog Input
2	2	CH1	Analog Input
3	3	CH2	Analog Input
4	4	CH3	Analog Input
_	5	CH4	Analog Input
_	6	CH5	Analog Input
_	7	CH6	Analog Input
_	8	CH7	Analog Input
7	9	DGND	Digital Ground
8	10	CS/SHDN	Chip Select / Shutdown Input
9	11	D <sub>IN</sub>	Serial Data In
10	12	D <sub>OUT</sub>	Serial Data Out
11	13	CLK	Serial Clock
12	14	AGND	Analog Ground
13	15	V <sub>REF</sub>	Reference Voltage Input
14	16	V <sub>DD</sub>	+4.5V to 5.5V Power Supply
5, 6	—	NC	No Connection

#### 3.1 Analog Inputs (CH0-CH7)

Analog input channels. These pins have an absolute voltage range of V<sub>SS</sub> - 0.3V to V<sub>DD</sub>+ 0.3V. The full scale differential input range is defined as the absolute value of (IN+) - (IN-). This difference can not exceed the value of V<sub>REF</sub> - 1 LSB or digital code saturation will occur.

#### 3.2 Digital Ground (DGND)

Ground connection to internal digital circuitry. To ensure accuracy this pin must be connected to the same ground as AGND. If an analog ground plane is available, it is recommended that this device be tied to the analog ground plane in the circuit. See Section 5.6 "Layout Considerations" for more information regarding circuit layout.

#### 3.3 Chip Select/Shutdown (CS/SHDN)

The  $\overline{\text{CS}}/\text{SHDN}$  pin is used to initiate communication with the device when pulled low. This pin will end a conversion and put the device in low-power standby when pulled high. The  $\overline{\text{CS}}/\text{SHDN}$  pin must be pulled high between conversions and cannot be tied low for multiple conversions. See Figure 6-2 for serial communication protocol.

## 3.4 Serial Data Input (D<sub>IN</sub>)

The SPI port serial data input pin is used to clock in input channel configuration data. Data is latched on the rising edge of the clock. See Figure 6-2 for serial communication protocol.

## 3.5 Serial Data Output (D<sub>OUT</sub>)

The SPI serial data output pin is used to shift out the results of the A/D conversion. Data will always change on the falling edge of each clock as the conversion takes place. See Figure 6-2 for serial communication protocol.

#### 3.6 Serial Clock (CLK)

The SPI clock pin is used to initiate a conversion, as well as to clock out each bit of the conversion as it takes place. See **Section 5.2 "Driving the Analog Input"** for constraints on clock speed, and Figure 6-2 for serial communication protocol.

<sup>© 2011</sup> Microchip Technology Inc.

#### 3.7 Analog Ground (AGND)

Ground connection to internal analog circuitry. To ensure accuracy, this pin must be connected to the same ground as DGND. If an analog ground plane is available, it is recommended that this device be tied to the analog ground plane in the circuit. See Section 5.6 "Layout Considerations" for more information regarding circuit layout.

#### 3.8 Voltage Reference (V<sub>REF</sub>)

This input pin provides the reference voltage for the device, which determines the maximum range of the analog input signal and the LSB size.

The LSB size is determined according to the equation shown below. As the reference input is reduced, the LSB size is reduced accordingly.

#### EQUATION 3-1:

$$LSB Size = \frac{2 \times V_{REF}}{8192}$$

When using an external voltage reference device, the system designer should always refer to the manufacturer's recommendations for circuit layout. Any instability in the operation of the reference device will have a direct effect on the accuracy of the ADC conversion results.

#### 3.9 Power Supply (V<sub>DD</sub>)

The device can operate from 2.7V to 5.5V, but the data conversion performance is from 4.5V to 5.5V supply range. To ensure accuracy, a 0.1  $\mu$ F ceramic bypass capacitor should be placed as close as possible to the pin. See **Section 5.6 "Layout Considerations"** for more information regarding circuit layout.

#### 4.0 **DEFINITION OF TERMS**

**Bipolar Operation -** This applies to either a differential or single-ended input configuration, where both positive and negative codes are output from the A/D converter. Full bipolar range includes all 8192 codes. For bipolar operation on a single-ended input signal, the A/D converter must be configured to operate in pseudo differential mode.

**Unipolar Operation -** This applies to either a singleended or differential input signal where only one side of the device transfer is being used. This could be either the positive or negative side, depending on which input (IN+ or IN-) is being used for the DC bias. Full unipolar operation is equivalent to a 12-bit converter.

**Full Differential Operation -** Applying a full differential signal to both the IN(+) and IN(-) inputs is referred to as *full differential operation*. This configuration is described in Figure 1-5.

**Pseudo-Differential Operation -** Applying a singleended signal to only one of the input channels with a bipolar output is referred to as *pseudo differential operation*. To obtain a bipolar output from a singleended input signal the inverting input of the A/D converter must be biased above  $V_{SS}$ . This operation is described in Figure 1-6.

**Integral Nonlinearity -** The maximum deviation from a straight line passing through the endpoints of the bipolar transfer function is defined as the maximum *integral nonlinearity* error. The endpoints of the transfer function are a point 1/2 LSB above the first code transition (0x1000) and 1/2 LSB below the last code transition (0x0FFF).

**Differential Nonlinearity -** The difference between two measured adjacent code transitions and the 1 LSB ideal is defined as *differential nonlinearity*.

**Positive Gain Error -** This is the deviation between the last positive code transition (0x0FFF) and the ideal voltage level of  $V_{REF}$ -1/2 LSB, after the bipolar offset error has been adjusted out.

**Negative Gain Error** - This is the deviation between the last negative code transition (0X1000) and the ideal voltage level of  $-V_{REF}$ -1/2 LSB, after the bipolar offset error has been adjusted out.

**Offset Error** - This is the deviation between the first positive code transition (0x0001) and the ideal 1/2 LSB voltage level.

**Acquisition Time -** The *acquisition time* is defined as the time during which the internal sample capacitor is charging. This occurs for 1.5 clock cycles of the external CLK as defined in Figure 6-2.

**Conversion Time** - The *conversion time* occurs immediately after the *acquisition time*. During this time, successive approximation of the input signal occurs as the 13-bit result is being calculated by the internal circuitry. This occurs for 13 clock cycles of the external CLK as defined in Figure 6-2.

**Signal-to-Noise Ratio** - *Signal-to-Noise Ratio* (*SNR*) is defined as the ratio of the signal-to-noise measured at the output of the converter. The signal is defined as the rms amplitude of the fundamental frequency of the input signal. The noise value is dependant on the device noise as well as the quantization error of the converter and is directly affected by the number of bits in the converter. The *theoretical* signal-to-noise ratio limit based on quantization error only for an N-bit converter is defined as:

#### **EQUATION 4-1:**

SNR = (6.02N + 1.76)dB	
------------------------	--

For a 13-bit converter, the theoretical SNR limit is 80.02 dB.

**Total Harmonic Distortion** - *Total Harmonic Distortion* (*THD*) is the ratio of the rms sum of the harmonics to the fundamental, measured at the output of the converter. For the MCP3302/04, it is defined using the first 9 harmonics, as is shown in the following equation:

#### **EQUATION 4-2:**

$$THD(-dB) = -20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \dots + V_8^2 + V_9^2}}{V_1^2}$$

Here  $V_1$  is the rms amplitude of the fundamental and  $V_2$  through  $V_9$  are the rms amplitudes of the second through ninth harmonics.

**Signal-to-Noise plus Distortion (SINAD) -** Numerically defined, *SINAD* is the calculated combination of SNR and THD. This number represents the dynamic performance of the converter, including any harmonic distortion.

#### **EQUATION 4-3:**

$$SINAD(dB) = 20 \log \sqrt{10^{(SNR/10)} + 10^{-(THD/10)}}$$

**Effective Number of Bits -** *Effective Number of Bits (ENOB)* states the relative performance of the ADC in terms of its resolution. This term is directly related to SINAD by the following equation:

#### **EQUATION 4-4:**

$$ENOB(N) = \frac{SINAD - 1.76}{6.02}$$

For SINAD performance of 78 dB, the effective number of bits is 12.66.

**Spurious Free Dynamic Range -** *Spurious Free Dynamic Range (SFDR)* is the ratio of the rms value of the fundamental to the next largest component in the output spectrum of the ADC. This is, typically, the first harmonic, but could also be a noise peak.

<sup>© 2011</sup> Microchip Technology Inc.

# MCP3302/04

NOTES:

### 5.0 APPLICATIONS INFORMATION

#### 5.1 Conversion Description

The MCP3302/04 A/D converter employ a conventional SAR architecture. With this architecture, the potential between the IN+ and IN- inputs are simultaneously sampled and stored with the internal sample circuits for 1.5 clock cycles ( $t_{ACQ}$ ). Following this sampling time, the input hold switches of the converter open and the device uses the collected charge to produce a serial 13-bit binary two's complement output code. This conversion process is driven by the external clock and must include 13 clock cycles, one for each bit. During this process, the most significant bit (MSB) is output first. This bit is the sign bit and indicates whether the IN+ input or the IN- input is at a higher potential.





FIGURE 5-1:

Simplified Block Diagram.


#### 5.2 Driving the Analog Input


The analog input of the MCP3302/04 is easily driven, either differentially or single ended. Any signal that is common to the two input channels will be rejected by the common mode rejection of the device. During the charging time of the sample capacitor, a small charging current will be required. For low-source impedances, this input can be driven directly. For larger source impedances, a larger acquisition time will be required, due to the RC time constant that includes the source impedance. For the A/D Converter to meet specification, the charge holding capacitor ( $C_{SAMPLE}$ ) must be given enough time to acquire a 13-bit accurate voltage level during the 1.5 clock cycle acquisition period.

An analog input model is shown in Figure 5-3. This model is accurate for an analog input, regardless of whether it is configured as a single-ended input, or the IN+ and IN- input in differential mode. In this diagram, it is shown that the source impedance ( $R_S$ ) adds to the internal sampling switch ( $R_{SS}$ ) impedance, directly affecting the time that is required to charge the capacitor ( $C_{SAMPLE}$ ). Consequently, a larger source impedance with no additional acquisition time increases the offset, gain, and integral linearity errors of the conversion. To overcome this, a slower clock speed can be used to allow for the longer charging time. Figure 5-2 shows the maximum clock speed associated with source impedances.



**FIGURE 5-2:** Maximum Clock Frequency vs. Source Resistance (R<sub>S</sub>) to maintain ±1 LSB INL.





#### 5.2.1 MAINTAINING MINIMUM CLOCK SPEED

When the MCP3302/04 initiates, charge is stored on the sample capacitor. When the sample period is complete, the device converts one bit for each clock that is received. It is important for the user to note that a slow clock rate will allow charge to bleed off the sample capacitor while the conversion is taking place. For the MCP330X devices, the recommended minimum clock speed during the conversion cycle ( $T_{CONV}$ ) is 105 kHz. Failure to meet this criteria may induce linearity errors into the conversion outside the rated specifications. It should be noted that during the entire conversion cycle, the A/D converter does not have requirements for clock speed or duty cycle, as long as all timing specifications are met.

#### 5.3 Biasing Solutions

For pseudo-differential bipolar operation, the biasing circuit shown in Figure 5-4 shows a single-ended input AC coupled to the converter. This configuration will give a digital output range of -4096 to +4095. With the 2.5V reference, the LSB size equal to 610  $\mu$ V.

Although the ADC is not production tested with a 2.5V reference as shown, linearity will not change more than 0.1 LSB. See Figure 2-2 and Figure 2-6 for INL and DNL errors versus  $V_{REF}$  at  $V_{DD}$  = 5V. A trade-off exists between the high-pass corner and the acquisition time. The value of C will need to be quite large in order to bring down the high-pass corner. The value of R needs to be 1 k $\Omega$ , or less, since higher input impedances require additional acquisition time.

Using the values in Figure 5-4, we have a 100 Hz corner frequency. See Figure 5-2 for relation between input impedance and acquisition time.





FIGURE 5-4: Pseudo-differential biasing circuit for bipolar operation.

Using an external operation amplifier on the input allows for gain and also buffers the input signal from the input to the ADC allowing for a higher source impedance. This circuit is shown in Figure 5-5.



**FIGURE 5-5:** Adding an amplifier allows for gain and also buffers the input from any high-impedance sources.

This circuit shows that some headroom will be lost due to the amplifier output not being able to swing all the way to the rail. An example would be for an output swing of 0V to 5V. This limitation can be overcome by supplying a  $V_{REF}$  that is slightly less than the common mode voltage. Using a 2.048V reference for the A/D converter while biasing the input signal at 2.5V solves the problem. This circuit is shown in Figure 5-6.




FIGURE 5-6: Circuit solution to overcome amplifier output swing limitation.

#### 5.4 Common Mode Input Range

The common mode input range has no restriction and is equal to the absolute input voltage range:  $V_{SS}$  -0.3V to  $V_{DD}$  + 0.3V. However, for a given  $V_{REF}$ , the common mode voltage has a limited swing, if the entire range of the A/D converter is to be used. Figure 5-7 and Figure 5-8 show the relationship between  $V_{REF}$  and the common mode voltage swing. A smaller  $V_{REF}$  allows for wider flexibility in a common mode voltage.  $V_{REF}$  levels, down to 400 mV, exhibit less than 0.1 LSB change in INL and DNL.

For characterization graphs that show this performance relationship, see Figure 2-2 and Figure 2-6.




FIGURE 5-7: Common Mode Input Range of Full Differential Input Signal versus V<sub>RFF</sub>





FIGURE 5-8: Common Mode Input Range versus V<sub>REF</sub> for Pseudo Differential Input.

<sup>© 2011</sup> Microchip Technology Inc.

#### 5.5 Buffering/Filtering the Analog Inputs

Inaccurate conversion results may occur if the signal source for the A/D converter is not a low-impedance source. Buffering the input will overcome the impedance issue. It is also recommended that an analog filter be used to eliminate any signals that may be aliased back into the conversion results. This is illustrated in Figure 5-9, where an op amp is used to drive the analog input of the MCP3302/04. This amplifier provides a low-impedance source for the converter input and a low-pass filter, which eliminates unwanted high-frequency noise. Values shown are for a 10 Hz Butterworth Low-Pass filter.

Low-pass (anti-aliasing) filters can be designed using Microchip's interactive FilterLab<sup>®</sup> software. FilterLab will calculate capacitor and resistor values, as well as determine the number of poles that are required for the application. For more detailed information on filtering signals, see *AN699 "Anti-Aliasing, Analog Filters for Data Acquisition Systems"*, at www.microchip.com.




**FIGURE 5-9:** The MCP601 Operational Amplifier is used to implement a 2nd order antialiasing filter for the signal being converted by the MCP3302/04.

#### 5.6 Layout Considerations

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor from  $V_{DD}$  to ground should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of 0.1 µF is recommended.

Digital and analog traces on the board should be separated as much as possible, with no traces running underneath the device or the bypass capacitor. Extra precautions should be taken to keep traces with highfrequency signals (such as clock lines) as far as possible from analog traces.

Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing V<sub>DD</sub> connections to devices in a "star" configuration can also reduce noise by eliminating current return paths and associated errors (see Figure 5-10). Layout tips for using the MCP3302, MCP3304, or other ADC devices, are available in *AN688, "Layout Tips for 12-Bit A/D Converter Applications*", from www.microchip.com.



**FIGURE 5-10:**  $V_{DD}$  traces arranged in a 'Star' configuration in order to reduce errors caused by current return paths.

#### 5.7 Utilizing the Digital and Analog Ground Pins

The MCP3302/04 devices provide both digital and analog ground connections to provide another means of noise reduction. As shown in Figure 5-11, the analog and digital circuitry are separated internal to the device. This reduces noise from the digital portion of the device being coupled into the analog portion of the device. The two grounds are connected internally through the substrate which has a resistance of 5 -10 $\Omega$ .

If no ground plane is utilized, then both grounds must be connected to  $V_{SS}$  on the board. If a ground plane is available, both digital and analog ground pins should be connected to the analog ground plane. If both an analog and a digital ground plane are available, both the digital and the analog ground pins should be connected to the analog ground plane, as shown in Figure 5-11. Following these steps will reduce the amount of digital noise from the rest of the board being coupled into the A/D Converter.




FIGURE 5-11: Separation of Analog and Digital Ground Pins.MCP3302/04.

# MCP3302/04

NOTES:

### 6.0 SERIAL COMMUNICATIONS

#### 6.1 Output Code Format

The output code format is a binary two's complement scheme, with a leading sign bit that indicates the sign of the output. If the IN+ input is higher than the IN-input, the sign bit will be a zero. If the IN- input is higher, the sign bit will be a '1'.

The diagram shown in Figure 6-1 shows the output code transfer function. In this diagram, the horizontal axis is the analog input voltage and the vertical axis is the output code of the ADC. It shows that when IN+ is equal to IN-, both the sign bit and the data word is zero. As IN+ gets larger with respect to IN-, the sign bit is a zero and the data word gets larger. The full scale output code is reached at +4095 when the input [(IN+) - (IN-)] reaches  $V_{REF}$  - 1 LSB. When IN- is larger than IN+, the two's complement output codes will be seen with the sign bit being a one. Some examples of analog input levels and corresponding output codes are shown in Table 6-1.

	Analog Input Levels	Sign Bit	Binary Data	Decimal DATA
Full Scale Positive	(IN+)-(IN-)=V <sub>REF</sub> -1 LSB	0	1111 1111 1111	+4095
	$(IN+)-(IN-) = V_{REF}-2 LSB$	0	1111 1111 1110	+4094
	IN+ = (IN-) +2 LSB	0	0000 0000 0010	+2
	IN+ = (IN-) +1 LSB	0	0000 0000 0001	+1
	IN+ = IN-	0	0000 0000 0000	0
	IN+ = (IN-) - 1 LSB	1	1111 1111 1111	-1
	IN+ = (IN-) - 2 LSB	1	1111 1111 1110	-2
	IN <sup>+</sup> - IN <sup>-</sup> = -V <sub>REF</sub> +1 LSB	1	0000 0000 0001	-4095
Full Scale Negative	$IN^+ - IN^- = -V_{REF}$	1	0000 0000 0000	-4096

TABLE 6-1:BINARY TWO'S COMPLEMENT OUTPUT CODE EXAMPLES.




FIGURE 6-1: Output Code Transfer Function.

# 6.2 Communicating with the MCP3302 and MCP3304

Communication with the MCP3302/04 devices is done using a standard SPI-compatible serial interface. Initiating communication with either device is done by bringing the  $\overline{CS}$  line low (see Figure 6-2). If the device was powered up with the  $\overline{CS}$  pin low, it must be brought high and back low to initiate communication. The first clock received with  $\overline{CS}$  low and  $D_{IN}$  high will constitute a start bit. The SGL/DIFF bit follows the start bit and will determine if the conversion will be done using singleended or differential input mode. Each channel in Single-ended mode will operate as a 12-bit converter with a unipolar output. No negative codes will be output in Single-ended mode. The next three bits (D0, D1, and D2) are used to select the input channel configuration. Table 6-1 and Table 6-2 show the configuration bits for the MCP3302 and MCP3304, respectively. The device will begin to sample the analog input on the fourth rising edge of the clock after the start bit has been received. The sample period will end on the falling edge of the fifth clock following the start bit.

After the D0 bit is input, one more clock is required to complete the sample and hold period ( $D_{IN}$  is a "don't care" for this clock). On the falling edge of the next clock, the device will output a low null bit. The next 13

clocks will output the result of the conversion with the sign bit first, followed by the 12 remaining data bits, as shown in Figure 6-2. Note that if the device is operating in the Single-ended mode, the sign bit will always be transmitted as a '0'. Data is always output from the device on the falling edge of the clock. If all 13 data bits have been transmitted, and the device continues to receive clocks while the CS is held low, the device will output the conversion result, LSB, first, as shown in Figure 6-3. If more clocks are provided to the device while  $\overline{CS}$  is still low (after the LSB first data has been transmitted), the device will clock out zeros indefinitely. If necessary, it is possible to bring CS low and clock in leading zeros on the DIN line before the start bit. This is often done when dealing with microcontroller-based SPI ports that must send 8 bits at a time. Refer to

Section 6.3 "Using the MCP3302/04 with Microcontroller (MCU) SPI Ports" for more details on using the MCP3302/04 devices with hardware SPI ports.

# TABLE 6-1:CONFIGURATION BITS FOR<br/>THE MCP3302


-	ontro electi			Input	Channel
S <u>ingl</u> e /Diff	D2*	D1	D0	Configuration	Selection
1	Х	0	0	single ended	CH0
1	Х	0	1	single ended	CH1
1	Х	1	0	single ended	CH2
1	Х	1	1	single ended	CH3
0	Х	0	0	differential	CH0 = IN+ CH1 = IN-
0	Х	0	1	differential	CH0 = IN- CH1 = IN+
0	Х	1	0	differential	CH2 = IN+ CH3 = IN-
0	Х	1	1	differential	CH2 = IN- CH3 = IN+


\*D2 is don't care for MCP3302

# TABLE 6-2:CONFIGURATION BITS FOR<br/>THE MCP3304

	ontrol electio			Input	Channel	
Si <u>ngl</u> e /Diff	D2	D1	D0	Configuration	Selection	
1	0	0	0	single ended	CH0	
1	0	0	1	single ended	CH1	
1	0	1	0	single ended	CH2	
1	0	1	1	single ended	CH3	
1	1	0	0	single ended	CH4	
1	1	0	1	single ended	CH5	
1	1	1	0	single ended	CH6	
1	1	1	1	single ended	CH7	
0	0	0	0	differential	CH0 = IN+ CH1 = IN-	
0	0	0	1	differential	CH0 = IN- CH1 = IN+	
0	0	1	0	differential	CH2 = IN+ CH3 = IN-	
0	0	1	1	differential	CH2 = IN- CH3 = IN+	
0	1	0	0	differential	CH4 = IN+ CH5 = IN-	
0	1	0	1	differential	CH4 = IN- CH5 = IN+	
0	1	1	0	differential	CH6 = IN+ CH7 = IN-	
0	1	1	1	differential	CH6 = IN- CH7 = IN+	

<sup>© 2011</sup> Microchip Technology Inc.








FIGURE 6-3: Communication with MCP3302/04 (LSB first Format).

#### 6.3 Using the MCP3302/04 with Microcontroller (MCU) SPI Ports

With most microcontroller SPI ports, it is required to send groups of eight bits. It is also required that the microcontroller SPI port be configured to clock out data on the falling edge of clock and latch data in on the rising edge. Because communication with the MCP3302 and MCP3304 devices may not need multiples of eight clocks, it will be necessary to provide more clocks than are required. This is usually done by sending 'leading zeros' before the start bit. For example, Figure 6-4 and Figure 6-5 show how the MCP3302/04 devices can be interfaced to a MCU with a hardware SPI port. Figure 6-4 depicts the operation shown in SPI Mode 0,0, which requires that the SCLK from the MCU idles in the 'low' state, while Figure 6-5 shows the similar case of SPI Mode 1,1, where the clock idles in the 'high' state.

As shown in Figure 6-4, the first byte transmitted to the A/D Converter contains 6 leading zeros before the start bit. Arranging the leading zeros this way produces the 13 data bits to fall in positions easily manipulated by the MCU. The sign bit is clocked out of the A/D Converter on the falling edge of clock number 11, followed by the remaining data bits (MSB first). After the second eight clocks have been sent to the device, the MCU receive buffer will contain 2 unknown bits (the output is at high-impedance for the first two clocks), the null bit, the sign bit, and the 4 highest order bits of the conversion. After the third byte has been sent to the device, the receive register will contain the lowest order eight bits of the conversion results. Easier manipulation of the converted data can be obtained by using this method.

Figure 6-5 shows the same situation in SPI Mode 1,1, which requires that the clock idles in the high state. As with mode 0,0, the A/D Converter outputs data on the falling edge of the clock and the MCU latches data from the A/D Converter in on the rising edge of the clock.





FIGURE 6-4: SPI Communication with the MCP3302/04 using 8-bit segments (Mode 0,0: SCLK idles low).

CS SCLK	MCU latches data from A/D Converter on rising edges of SCLR 1 2 3 4 5 6 7 8 Data is clocked o A/D Converter or		
D <sub>IN</sub>	Start SGL D2 D1		Don't Care
D <sub>OUT</sub>	HI-Z	NULL BIT SB B11 B10 B9 B8	B7 B6 B5 B4 B3 B2 B1 B0
MCU Transmitted Dat (Aligned with falling edge of clock)	a Start Bit 0 0 0 0 1 <u>SGL</u> D2 D1	DO X X X X X X X	x x x x x x x x x
MCU Received Data (Aligned with rising edge of clock)	? ? ? ? ? ? ? ?	? ? 0 (Null) SB B11 B10 B9 B8	B7 B6 B5 B4 B3 B2 B1 B0
? = Unknown Bits X = Don't Care Bits	Data stored into MCU receive register after transmission of first 8 bits	Data stored into MCU receive register after transmission of second 8 bits	Data stored into MCU receive register after transmission of last 8 bits

FIGURE 6-5: SPI Communication with the MCP3302/04 using 8-bit segments (Mode 1,1: SCLK idles high).


### 7.0 PACKAGING INFORMATION


#### 7.1 Package Marking Information




L	egend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
N	I	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


#### 7.2 Package Marking Information (Continued)






Example:





#### 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		14		
Pitch	е		.100 BSC		
Top to Seating Plane	А	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	Е	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.735	.750	.775	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	-	_	.430	

#### Notes:


1. Pin 1 visual index feature may vary, but must be located with the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

	Units			s
Dimension Lin	nits	MIN NOM M		MAX
Number of Pins	N			
Pitch	е		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1	3.90 BSC		
Overall Length	D		8.65 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic

 Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.


4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

				-		
	Units	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX		
Contact Pitch	E		1.27 BSC			
Contact Pad Spacing	С		5.40			
Contact Pad Width	Х			0.60		
Contact Pad Length	Y			1.50		
Distance Between Pads	Gx	0.67				
Distance Between Pads	G	3.90				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

#### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-087C Sheet 1 of 2

<sup>© 2011</sup> Microchip Technology Inc.

#### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		0.65 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E			
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)	1.00 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

#### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

#### 16-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	N		16		
Pitch	е		.100 BSC		
Top to Seating Plane	А	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	_	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.735	.755	.775	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	с	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-017B





**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-108C Sheet 1 of 2

<sup>© 2011</sup> Microchip Technology Inc.

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C


	Units		MILLIMETERS		
Dimension Lir	nits	MIN	NOM	MAX	
Number of Pins	N		16		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1	3.90 BSC			
Overall Length	D	9.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	c	0.10 - 0.25			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-108C Sheet 2 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	11.26				
	Units	N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width	Х			0.60	
Contact Pad Length	Y			1.50	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	3.90			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2108A

# MCP3302/04

NOTES:

### APPENDIX A: REVISION HISTORY

#### **Revision F (April 2011)**

The following is the list of modifications:

- 1. Updated content to designate that the devices now have tested specifications in the 4.5V to 5.5V supply range.
- 2. Removed figures 2.4 to 2.6, 2.10 to 2.12, 2.16 and 2.17 in Section 2.0 "Typical Performance Curves".

#### **Revision E (December 2008)**

The following is the list of modifications:

Update to Package Outline Drawings.

#### **Revision D (December 2007)**

The following is the list of modifications: Update to Package Outline Drawings.

#### Revision C (January 2007)

The following is the list of modifications: Update to Package Outline Drawings.

#### **Revision B (February 2002)**

The following is the list of modifications: Undocumented Changes.

#### **Revision A (November 2001)**

Original Release of this Document.

<sup>© 2011</sup> Microchip Technology Inc.

# MCP3302/04

NOTES:

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact the local Microchip sales office.

PART NO.	- <u>×</u>	Exa	amples:	
Device	Grade Temperature Package Range	a)	MCP3302-BI/P:	±1 LSB INL, Industrial Temperature, 14-LD PDIP package
Device	MCP3302:13-Bit Serial A/D ConverterMCP3302T:13-Bit Serial A/D Converter (Tape and Reel)MCP3304:13-Bit Serial A/D ConverterMCP3304T:13-Bit Serial A/D Converter (Tape and Reel)	b) c)	MCP3302-BI/SL: MCP3302-CI/ST:	Industrial Temperature, 14-LD SOIC package ±2 LSB INL, Industrial Temperature,
Grade:	B = ±1 LSB INL C = ±2 LSB INL	a)	MCP3304-BI/P:	14-LD TSSOP package ±1 LSB INL, Industrial Temperature,
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)	b)	MCP3304-BI/SL:	16-LD PDIP package ±1 LSB INL,
Package	P = Plastic DIP (300 mil Body), 14-lead, 16-lead SL = Plastic SOIC (150 mil Body), 14-lead, 16-lead ST = Plastic TSSOP (4.4mm), 14-lead			Industrial Temperature, 16-LD SOIC package

<sup>© 2011</sup> Microchip Technology Inc.

# MCP3302/04

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-005-9

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIO<sup>®</sup> MCUs and dsPIO<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

© 2011 Microchip Technology Inc.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/18/11