ABSOLUTE MAXIMUM RATINGS

Power Supply (V _{CC} to GND)	$-0.3V$ to $(V_{CC} + 0.3V)$
LE to GND	$-0.3V$ to $(V_{CC} + 0.3V)$
Continuous Power Dissipation (T _A = +70°C 6-Pin SC70 (derate 3.1mW/°C above +7	C)
6-Pin SOT23 (derate 8.7mW/°C above + 8-Pin µMAX (derate 4.5mW/°C above +	+70°Ć)696mW

8-Pin SO (derate 5.9mW/°C above +70°	°C)471mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (MAX9010/MAX9011)

(V_{CC} = 5V, V_{LE} = 0 (MAX9011 only), V_{CM} = 0, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	со	MIN	TYP	MAX	UNITS		
Supply Voltage Range	Vcc	Inferred from Vos t	4.5		5.5	V		
Power-Supply Current (Note 2)	Icc				0.90	2.1	mA	
Input Offset Voltage	Vos	T _A = +25°C			±1	±5	mV	
(Note 3)		$T_A = T_{MIN}$ to T_{MAX}				±7	1117	
Input Offset-Voltage Drift	ΔV _{OS} /ΔT				±2		μV/°C	
Input Bias Current	lΒ				±0.5	±2	μΑ	
Input Offset Current	Ios				±40	±200	nA	
Differential Input Resistance (Note 4)	R _{IN(DIFF)}	V _{IN(DIFF)} = ±10mV			250		kΩ	
Common-Mode Input Resistance (Note 4)	RIN(CM)	-0.2V ≤ V _{CM} ≤ (V _{CC}	_C - 1.9V)		1		МΩ	
Common-Mode Input Voltage Range (Note 4)	V _{CM}	Inferred from Vos tests		-0.2	\	/ _{CC} - 1.9	V	
Common-Mode Rejection Ratio	CMRR	-0.2V ≤ V _{CM} ≤ (V _{CC} - 1.9V)			95		dB	
Power-Supply Rejection Ratio	PSRR	$V_{CC} = 4.5V$ to $5.5V$			82		dB	
Small-Signal Voltage Gain	Av	$1V \le V_{OUT} \le 2V$			3000		V/V	
Output Low Voltage	V _{OL}	V _{IN} ≥ 100mV	ISINK = 0		0.3	0.5		
Output Low Voltage	VOL	VIIV Z TOOTTV	I _{SINK} = 4mA		0.5	0.6	V	
Output High Voltage	VoH	$V_{IN} \ge 100 \text{mV}$,	ISOURCE = 0	2.7	3.3		V	
Output Flight Voltage	V O⊓	$V_{CC} = 4.5V$	ISOURCE = 4mA	2.4	2.9		V	
Output Short-Circuit Current	lout	Sinking			20		mA	
Catput Chort Chout Carrent	1001	Sourcing			30		1117 (
Latch Enable Pin High Input Voltage	V _{IH}	MAX9011 only		2			V	
Latch Enable Pin Low Input Voltage	VIL	MAX9011 only				0.8	V	
Latch Enable Pin Bias Current	I _{IH} , I _{IL}	MAX9011 only, V _{LE} = 0 and V _{LE} = 5V				±25	μΑ	

2 ______*NIXI/*M

ELECTRICAL CHARACTERISTICS (MAX9010/MAX9011) (continued)

 $(V_{CC} = 5V, V_{LE} = 0 \text{ (MAX9011 only)}, V_{CM} = 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS	
Latch Setup Time (Note 8)	tsu	MAX9011 only		2	0		ns	
Latch Hold Time (Note 8)	tH	MAX9011 only		2	0.5		ns	
Latch Propagation Delay (Note 8)	t _{LPD}	MAX9011 only			5		ns	
Input Noise-Voltage Density	en	f = 100kHz			6		nV/√Hz	
	t _{PD+} , t _{PD-}	$C_{LOAD} = 5pF,$ $T_A = +25^{\circ}C$ $C_{LOAD} = 5pF,$	Voverdrive = 100mV		5	8		
			Voverdrive = 5mV		5.5	9		
Propagation Delay (Note 6)			Voverdrive = 100mV			9	ns	
		$T_A = T_{MIN}$ to T_{MAX}	Voverdrive = 5mV			10		
Output Rise Time	t _R	0.5V ≤ V _{OUT} ≤ 2.5V			3		ns	
Output Fall Time	tF	2.5V ≥ V _{OUT} ≥ 0.5V			2		ns	
Input Conscitance	CIN	MAX9010EXT		(8.0		n.F	
Input Capacitance		MAX9011EUT			1.2		pF	
Power-Up Time	ton				1	•	μs	

ELECTRICAL CHARACTERISTICS (MAX9012/MAX9013)

 $(V_{CC} = 5V, V_{LE} = 0 \text{ (MAX9013 only)}, V_{CM} = 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	Vcc	Inferred from PSRR test			5.5	V
Power Supply Current (Note 2)	loo	MAX9012		2.4	4.2	mA
Power-Supply Current (Note 2)	Icc	MAX9013		1.3	2.3	MA
Input Offset Voltage	Vos	T _A = +25°C		±0.7	±3	mV
(Note 5)	VOS	$T_A = T_{MIN}$ to T_{MAX}		±5.5	IIIV	
Input Offset-Voltage Drift	ΔV _{OS/} ΔT			±2		μV/°C
Input Bias Current	ΙΒ			±0.5	±2	μΑ
Input Offset Current	los			±40	±200	nA
Differential Input Resistance (Note 4)	R _{IN(DIFF)}	V _{IN(DIFF)} = ±10mV		250		kΩ
Common-Mode Input Resistance (Note 4)	RIN(CM)	-0.2V ≤ V _{CM} ≤ (V _{CC} - 1.9V)		1		МΩ
Common-Mode Input Voltage Range (Note 4)	V _{CM}	Inferred from CMRR test	-0.2	\	/ _{CC} - 1.9	٧
Common-Mode Rejection Ratio	CMRR	-0.2V ≤ V _{CM} ≤ (V _{CC} - 1.9V)	75	95		dB
Power-Supply Rejection Ratio	PSRR	$V_{CC} = 4.5V \text{ to } 5.5V$	63	82	·	dB

MIXIM

ELECTRICAL CHARACTERISTICS (MAX9012/MAX9013) (continued)

 $(V_{CC} = 5V, V_{LE} = 0 \text{ (MAX9013 only)}, V_{CM} = 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Small-Signal Voltage Gain	Av	$1V \le V_{OUT} \le 2V$		1000	3000		V/V	
Output Law Valtage	\/-·	\/ > 100mm\/	ISINK = 0		0.3	0.5	V	
Output Low Voltage	V _{OL}	V _{IN} ≥ 100mV	ISINK = 4mA		0.5	0.6		
Output High Voltage	Vou	V _{IN} ≥ 100mV,	ISOURCE = 0	2.7	3.3		V	
Output High Voltage	V _{OH}	$V_{CC} = 4.5V$	ISOURCE = 4mA	2.4	2.9		V	
Output Short-Circuit Current	lou.	Sinking		20		mA		
Output Short-Circuit Current	lout	Sourcing			30		IIIA	
Latch Enable Pin High Input Voltage	VIH	MAX9013 only		2			V	
Latch Enable Pin Low Input Voltage	VIL	MAX9013 only				0.8	V	
Latch Enable Pin Bias Current	I _{IH} , I _{IL}	MAX9013 only V _{LE} = 0 and V _{LE} = 5	MAX9013 only $V_{LE} = 0$ and $V_{LE} = 5V$			±25	μΑ	
Input Noise-Voltage Density	en	f = 100kHz			6		nV√Hz	
Propagation Delay (Note 6)	t _{PD+} , t _{PD-}	CLOAD = 5pF,	Voverdrive = 100mV		5	8		
		T _A = +25°C	Voverdrive = 5mV		5.5	9	ns	
		C _{LOAD} = 5pF,	Voverdrive = 100mV			9		
		$T_A = T_{MIN}$ to T_{MAX}	Voverdrive = 5mV			10		
Differential Propagation Delay (Notes 6, 7)	Δ t $_{PD\pm}$	$V_{IN} = 100$ mV step, $C_{LOAD} = 5$ pF, $V_{OD} = 5$ mV			2	3	ns	
Channel-to-Channel Propagation Delay (Note 6)	ΔtPD(ch-ch)	MAX9012 only, V _{IN} C _{LOAD} = 5pF, V _{OD}	·		500		ps	
Output Rise Time	t _R	$0.5V \le V_{OUT} \le 2.5V$			3		ns	
Output Fall Time	tF	2.5V ≥ V _{OUT} ≥ 0.5V			2		ns	
Latch Setup Time (Note 8)	tsu	MAX9013 only		2	0		ns	
Latch Hold Time (Note 8)	tH	MAX9013 only		2	0.5		ns	
Latch Propagation Delay (Note 8)	t _{LPD}	MAX9013 only			5		ns	
Input Capacitance	CIN	MAX9012EUA/MAX9013EUA		1.	1.5		рF	
присоараскансе	CIN	MAX9012ESA/MAX9013ESA			2		þi.	
Power-Up Time	ton			1		μs		

Note 1: All specifications are 100% tested at $T_A = +25$ °C; temperature limits are guaranteed by design.


Note 2: Quiescent Power-Supply Current is slightly higher with the comparator output at V_{OL}. This parameter is specified with the worst-case condition of V_{OUT} = V_{OL} for the MAX9010/MAX9011 and both outputs at V_{OL} for the MAX9012. For the MAX9013, which has complementary outputs, the power-supply current is specified with either OUT = V_{OL}, OUT = V_{OH} or OUT = V_{OH}, OUT = V_{OL} (power-supply current is equal in either case).


Note 3: Input Offset Voltage is tested and specified with the Input Common-Mode Voltage set to either extreme of the Input Common-Mode Voltage Range (-0.2V to (V_{CC} - 1.9V)) and with the Power-Supply Voltage set to either extreme of the Power-Supply Voltage Range (4.5V to 5.5V).


- Note 4: Although Common-Mode Input Voltage Range is restricted to -0.2V ≤ V_{CM} ≤ (V_{CC} 1.9V), either or both inputs can go to either absolute maximum voltage limit, i.e., from -0.3V to (V_{CC} + 0.3V), without damage. The comparator will make a correct (and fast) logic decision provided that at least one of the two inputs is within the specified common-mode range. If both inputs are outside the common-mode range, the comparator output state is indeterminate.
- Note 5: For the MAX9012, Input Offset Voltage is defined as the input voltage(s) required to make the OUT output voltage(s) remain stable at 1.4V. For the MAX9013, it is defined as the average of two input offset voltages, measured by forcing first the OUT output, then the OUT output to 1.4V.
- **Note 6:** Propagation delay for these high-speed comparators is guaranteed by design because it cannot be accurately measured with low levels of input overdrive voltage using automatic test equipment in production. Note that for low overdrive conditions, Vos is added to the overdrive.
- Note 7: Differential Propagation Delay, measured either on a single output of the MAX9012/MAX9013 (or between OUT and OUT outputs on the MAX9013) is defined as: ΔtpD(±) = I(tpD+) (tpD-)I.
- Note 8: Latch times are guaranteed by design. Latch setup time (tsu) is the interval in which the input signal must be stable prior to asserting the latch signal. The hold time (tH) is the interval after the latch is asserted in which the input signal must remain stable. Latch propagation delay (tLPD) is the delay time for the output to respond when the latch enable pin is deasserted (see Figure 1).

_Typical Operating Characteristics

 $(V_{CC} = 5V, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$








MIXIM

Typical Operating Characteristics (continued)

($V_{CC} = 5V$, $C_L = 15pF$, $T_A = +25$ °C, unless otherwise noted.)



Downloaded from **Arrow.com**.

Pin Description

	PIN		PIN			NAME	FUNCTION
MAX9010	MAX9011	MAX9012	MAX9013	NAME	FUNCTION		
1	1	_	7	OUT	Comparator Output. OUT is high when IN+ is more positive than IN		
2	2	5	6	GND	Ground		
3	3	_	2	IN+	Noninverting Input		
4	4	_	3	IN-	Inverting Input		
5, 6	6	8	1	V _C C	Positive Power-Supply Voltage. Pins 5 and 6 of the MAX9010 must BOTH be connected to the power-supply rail. Bypass with a 0.1µF capacitor.		
_	5	_	5	LE Latch Enable Input			
_	_	1	_	INA+	Noninverting Input, Channel A		
_	_	2	_	INA-	Inverting Input, Channel A		
_	_	3	_	INB+	Noninverting Input, Channel B		
_	_	4	_	INB-	Inverting Input, Channel B		
_	_	6	_	OUTB	Comparator Output, Channel B		
_		7	_	OUTA Comparator Output, Channel A			
_	_	_	4	N.C.	No Connection. Not internally connected. Connect to GND for best results.		
_	_	_	8	OUT	Comparator Complementary Output		

Detailed Description

These high-speed comparators have a unique design that prevents oscillation when the comparator is in its linear region, so no minimum input slew rate is required. Many high-speed comparators oscillate in their linear region. One common way to overcome this oscillation is to add hysteresis, but it results in a loss of resolution and bandwidth.

Latch Function

The MAX9011/MAX9013 provide a TTL-compatible latch function that holds the comparator output state (Figure 1). With LE driven to a TTL low or grounded, the latch is transparent and the output state is determined by the input differential voltage. When LE is driven to a TTL high, the existing output state is latched, and the input differential voltage has no further effect on the output state.

Input Amplifier

A comparator can be thought of as having two sections: an input amplifier and a logic interface. The input amplifiers of these devices are fully differential, with input offset voltages typically 0.7mV at +25°C. Input common-mode range extends from 200mV below ground to 1.9V below the positive power-supply rail. The

total common-mode range is 3.3V when operating from a 5V supply. The amplifiers have no built-in hysteresis. For highest accuracy, do not add hysteresis. Figure 2 shows how hysteresis degrades resolution.

Input Voltage Range

Although the common-mode input voltage range is restricted to -0.2V to (V_{CC} - 1.9V), either or both inputs can go to either absolute maximum voltage limit, i.e., from -0.3V to (V_{CC} + 0.3V), without damage. The comparator will make a correct (and fast) logic decision provided that at least one of the two inputs is within the specified common-mode range. If both inputs are outside the common-mode range, the comparator output state is indeterminate.

Resolution

A comparator's ability to resolve a small-signal difference, its resolution, is affected by various factors. As with most amplifiers and comparators, the most significant factors are the input offset voltage (Vos) and the common-mode and power-supply rejection ratios (CMRR, PSRR). If source impedance is high, input offset current can be significant. If source impedance is unbalanced, the input bias current can introduce another error. For high-speed comparators, an addi-






Figure 1. Timing Diagram




Figure 2. Effect of Hysteresis on Input Resolution

tional factor in resolution is the comparator's stability in its linear region. Many high-speed comparators are useless in their linear region because they oscillate. This makes the differential input voltage region around zero unusable. Hysteresis helps to cure the problem but reduces resolution (Figure 2). The devices do not oscillate in the linear region and require no hysteresis, which greatly enhances their resolution.

_Applications Information

Power Supplies, Bypassing, and Board Layout

These products operate over a supply voltage range of 4.5V to 5.5V. Bypass V_{CC} to GND with a 0.1µF surface-mount ceramic capacitor. Mount the ceramic capacitor as close as possible to the supply pin to minimize lead inductance.

As with all high-speed components, careful attention to board layout is essential for best performance. Use a PC board with an unbroken ground plane. Pay close attention to the bandwidth of bypass components and place them as close as possible to the device.

Minimize the trace length and area at the comparator inputs. If the source impedance is high, take the utmost care in minimizing its susceptibility to pickup of unwanted signals.

Input Slew Rate

Most high-speed comparators have a minimum input slew-rate requirement. If the input signal does not transverse the region of instability within a propagation delay of the comparator, the output can oscillate. This makes many high-speed comparators unsuitable for processing either slow-moving signals or fast-moving signals with low overdrive. The design of these devices eliminates the minimum input slew-rate requirement. They are excellent for circuits from DC up to 200MHz, even with very low overdrive, where small signals need to be resolved.

Selector Guide


PART	COMPARATORS	LATCH	COMPLEMENTARY OUTPUTS
MAX9010	1	No	No
MAX9011	1	Yes	No
MAX9012	2	No	No
MAX9013	1	Yes	Yes

Chip Information

MAX9010 TRANSISTOR COUNT: 106 MAX9011 TRANSISTOR COUNT: 137 MAX9012 TRANSISTOR COUNT: 212 MAX9013 TRANSISTOR COUNT: 145


PROCESS: Bipolar

Package Information






Package Information (continued)




10 ______ M/X/N

Package Information (continued)



MIXIM

Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2002 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.