

# Table of Contents

	APPLICATION EXAMPLES	4
2.	DETAILED FEATURES	5
2.1	1 APLL Features	5
2.2	2 OUTPUT CLOCK FEATURES	5
2.3	3 GENERAL FEATURES	5
3.	PIN DESCRIPTIONS	6
4.	FUNCTIONAL DESCRIPTION	
4.1		
4.2	2 LOCAL OSCILLATOR OR CRYSTAL	_
	4.2.2 On-Chip Crystal Oscillator	
4.3		
4.4		
	4.4.1 Input Selection and Frequency	
4	4.4.2 Output Frequency	
4.5		
	4.5.1 Enable, Signal Format, Voltage and Interfacing	12
	4.5.2 Frequency Configuration	
	4.5.3 Phase Adjustment	
4.6		
4.7 4.8		
4.0		
5.	REGISTER DESCRIPTIONS	
5.1		
_	5.1.1 Status Bits	
_	5.1.2 Configuration Fields	
5.2		
5.3		•
		9
5	5.3.1 Global Registers	
	5.3.2 GPIO Registers	19
5	5.3.2 GPIO Registers	19 24 27
5	5.3.2 GPIO Registers	19 24 27
5	5.3.2 GPIO Registers	19 24 27 33
5	5.3.2 GPIO Registers	19 24 27 33 <b>7</b>
6.	5.3.2 GPIO Registers       2         5.3.3 APLL Registers       2         5.3.4 Output Clock Registers       3         JTAG AND BOUNDARY SCAN       3         1 JTAG DESCRIPTION       3	19 24 27 33 <b>7</b>
6. 6.	5.3.2 GPIO Registers 2 5.3.3 APLL Registers 2 5.3.4 Output Clock Registers 3  JTAG AND BOUNDARY SCAN 3  1 JTAG DESCRIPTION 3 2 JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION 3	19 24 27 33 <b>7</b> 87
6. 6.1 6.2	5.3.2 GPIO Registers	19 24 27 33 <b>37</b> 38 40
6. 6.1 6.2 6.3	5.3.2 GPIO Registers	19 24 27 33 <b>37</b> 87 88 10
6. 6.1 6.2 6.3 6.4	5.3.2 GPIO Registers       2         5.3.3 APLL Registers       2         5.3.4 Output Clock Registers       3         JTAG AND BOUNDARY SCAN       3         1 JTAG DESCRIPTION       3         2 JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION       3         3 JTAG INSTRUCTION REGISTER AND INSTRUCTIONS       4         4 JTAG TEST REGISTERS       4	19 24 27 33 <b>7</b> 87 88 10 11
6. 6.1 6.2 6.3 6.4 7.	5.3.2 GPIO Registers       2         5.3.3 APLL Registers       2         5.3.4 Output Clock Registers       3         JTAG AND BOUNDARY SCAN       3         1 JTAG DESCRIPTION       3         2 JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION       3         3 JTAG INSTRUCTION REGISTER AND INSTRUCTIONS       4         4 JTAG TEST REGISTERS       4         ELECTRICAL CHARACTERISTICS       4         PIN ASSIGNMENTS       5	19 24 27 33 <b>7</b> 37 38 40 41 <b>12</b>
6. 6.1 6.2 6.3 6.4 7. 8.	5.3.2       GPIO Registers       2         5.3.3       APLL Registers       2         5.3.4       Output Clock Registers       3         JTAG AND BOUNDARY SCAN       3         1       JTAG DESCRIPTION       3         2       JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION       3         3       JTAG INSTRUCTION REGISTER AND INSTRUCTIONS       4         4       JTAG TEST REGISTERS       4         ELECTRICAL CHARACTERISTICS       4         PIN ASSIGNMENTS       5         1       MAX24405 PIN ASSSIGNMENT       5	19 24 27 33 <b>7</b> 87 88 10 11 <b>12</b>
6.1 6.2 6.3 6.4 7. 8. 8.1 8.2	5.3.2       GPIO Registers       2         5.3.3       APLL Registers       2         5.3.4       Output Clock Registers       3         JTAG AND BOUNDARY SCAN       3         1       JTAG DESCRIPTION       3         2       JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION       3         3       JTAG INSTRUCTION REGISTER AND INSTRUCTIONS       4         4       JTAG TEST REGISTERS       4         ELECTRICAL CHARACTERISTICS       4         PIN ASSIGNMENTS       5         1       MAX24405 PIN ASSSIGNMENT       5         2       MAX24410 PIN ASSSIGNMENT       5	19 24 27 33 <b>37</b> 88 10 11 <b>12</b> 51
6. 6.1 6.2 6.3 6.4 7. 8. 8.1 8.2	5.3.2       GPIO Registers       2         5.3.3       APLL Registers       2         5.3.4       Output Clock Registers       3         JTAG AND BOUNDARY SCAN       3         1       JTAG DESCRIPTION       3         2       JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION       3         3       JTAG INSTRUCTION REGISTER AND INSTRUCTIONS       4         4       JTAG TEST REGISTERS       4         ELECTRICAL CHARACTERISTICS       4         PIN ASSIGNMENTS       5         1       MAX24405 PIN ASSSIGNMENT       5         2       MAX24410 PIN ASSSIGNMENT       5         PACKAGE AND THERMAL INFORMATION       5	19 24 27 33 <b>7</b> 88 10 11 <b>12</b> 51 53 <b>55</b>
6.1 6.2 6.3 6.4 7. 8. 8.1 8.2	5.3.2 GPIO Registers       2         5.3.3 APLL Registers       2         5.3.4 Output Clock Registers       3         JTAG AND BOUNDARY SCAN       3         1 JTAG DESCRIPTION       3         2 JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION       3         3 JTAG INSTRUCTION REGISTER AND INSTRUCTIONS       4         4 JTAG TEST REGISTERS       4         ELECTRICAL CHARACTERISTICS       4         PIN ASSIGNMENTS       5         1 MAX24405 PIN ASSSIGNMENT       5         2 MAX24410 PIN ASSSIGNMENT       5         PACKAGE AND THERMAL INFORMATION       5         1 PACKAGE TOP MARK FORMAT       5	19 24 27 33 <b>7</b> 87 88 10 11 <b>12</b> 51 55



<b>10</b> .	ACRONYMS AND ABBREVIATIONS	57
11.	DATA SHEET REVISION HISTORY	58
Figure	e 1-1. Frequency Synthesis Application Example	List of Figures
	e 1-2. Frequency Conversion Application Example	
	e 4-1. Crystal Equivalent Circuit / Crystal and Capacitor Connections	
	e 4-2. APLL Block Diagram	
	e 4-3. SPI Read Transaction Functional Timing	
	e 4-4. SPI Write Enable Transaction Functional Timing	
Figure	e 4-5. SPI Write Transaction Functional Timing	15
	e 6-1. JTAG Block Diagram	
	e 6-2. JTAG TAP Controller State Machine	
	e 7-1. Recommended External Components for Interfacing to Differential Inputs	
	e 7-2. Recommended External Components for Interfacing to CML Outputs	
	e 7-3. Recommended Confguration for Interfacing to HCSL Components	
	e 7-4. SPI Interface Timing Diagram	
	e 7-5. JTAG Timing Diagram	
	e 8-1. MAX24405 Pin Assignment Diagram	
	e 8-2. MAX24410 Pin Assignment Diagrame 9-1. Device Top Mark	
riguit	5 5 1. Bevice 10p Mark	
		List of Tables
Table	3-1. Input Clock Pin Descriptions	6
	3-2. Output Clock Pin Descriptions	
Table	3-3. Global Pin Descriptions	6
	3-4. SPI Interface Pin Descriptions	
	3-5. External EEPROM SPI Interface Pin Descriptions	
	3-6. JTAG Interface Pin Descriptions	
	3-7. Power-Supply Pin Descriptions	
	4-1. Crystal Selection Parameters	
	4-2. Input Clock Capabilities	
	5-1. Register Map	
	6-1. JTAG Instruction Codes	
Table	6-2. JTAG ID Code	41
	7-1. Recommended DC Operating Conditions	
	7-3. Electrical Characteristics: Supply Currents	
	7-3. Electrical Characteristics: Non-Clock CMOS/112 Filis	
	7-5. Electrical Characteristics: CML Clock Outputs	
	7-6. Electrical Characteristics: CMOS and HSTL (Class I) Clock Outputs	
	7-7. Electrical Characteristics: Clock Output Timing	
	7-8. Electrical Characteristics: Jitter Specifications	
	7-9. Electrical Characteristics: Typical Output Jitter Performance	
	7-10. Electrical Characteristics: Typical Input-to-Output Clock Delay	
	7-11. Electrical Characteristics: Typical Output-to-Output Clock Delay	
	7-12. Electrical Characteristics: SPI Interface Timing	
Table	7-13. Electrical Characteristics: External EEPROM SPI Interface Timing	49
	7-14. Electrical Characteristics: JTAG Interface Timing	
	8-1. MAX24405 Pin Assignments Sorted by Signal Name	
	8-2. MAX24410 Pin Assignments Sorted by Signal Name	
	9-1. Package Top Mark Legend	
<b>Table</b>	9-2. CSBGA Package Thermal Properties	56



## 1. Application Examples

Figure 1-1. Frequency Synthesis Application Example





Figure 1-2. Frequency Conversion Application Example





#### 2. Detailed Features

#### 2.1 APLL Features

- Two independent APLLs
- Very high-resolution fractional scaling (i.e. non-integer multiplication)
- Output jitter is typically 0.18 to 0.3ps RMS for an integer multiply and 0.25 to 0.4ps RMS for a fractional multiply (12kHz to 20MHz integration band, for output frequencies >100MHz)
- Telecom output frequencies include 622.08MHz for SONET/SDH and 625MHz for Synchronous Ethernet
- Bypass mode for each APLL supports system testing and allows the devices to be used in fanout applications

### 2.2 Output Clock Features

- Up to five (MAX24405) or ten (MAX24410) low-jitter output clocks
- Each output can be one differential output or two CMOS/TTL outputs
- Outputs easily interface with CML, LVDS, LVPECL, HSTL, SSTL, HCSL components
- Each output can be any integer divisor of an APLL output clock
- Supported telecom frequencies include PDH, SDH, Synchronous Ethernet, OTN
- Can produce clock frequencies for microprocessors, ASICs, FPGAs and other components
- Can produce PCIe-compliant output clocks (PCIe gen. 1, 2 and 3)
- Per-output delay adjustment
- Per-output enable/disable

#### 2.3 General Features

- SPI serial microprocessor interface
- Optional automatic self-configuration at power-up from external EEPROM memory
- Four general-purpose I/O pins
- Register set can be write-protected



# 3. Pin Descriptions

**Table 3-1. Input Clock Pin Descriptions** 

PIN NAME	TYPE <sup>(1)</sup>	PIN DESCRIPTION		
IC1POS, IC1NEG		Input Clocks 1 – 3.  Differential or CMOS/TTL signal format. Programmable frequency.  Differential: See Table 7-4 for electrical specifications, and see Figure 7-1 for		
IC2POS, IC2NEG	I <sub>DIFF</sub>	recommended external circuitry for interfacing these differential inputs to LVDS, LVPECL or CML output pins on other devices.  CMOS/TTL: Connect the single-ended signal to the POS pin. Connect the NEG pin to a		
IC3POS, IC3NEG		capacitor (0.1μF or 0.01μF) to VSS_IO. As shown in Figure 7-1, the NEG pin is internally biased to approximately 1.2V. Treat the NEG pin as a sensitive node; minimize stubs; do not connect to anything else including other NEG pins.  Unused: The POS and NEG pins can be left floating.		
XIN	I	Crystal Oscillator Input.  An on-chip XO circuit is designed to work with an external crystal connected to the XIN and XOUT pins. See section 4.2.2 for crystal characteristics and recommended external components. Alternately, the on-chip XO circuit can be disabled, and XIN can be used as a single-ended input clock pin that can accept a clock signal amplitude from 1.8V to 3.3V.		
XOUT	0	Crystal Oscillator Output. See section 4.2.2 for crystal characteristics and recommended external components.		

**Table 3-2. Output Clock Pin Descriptions** 

PIN NAME	TYPE(1)	PIN DESCRIPTION
OC1POS, OC1NEG OC2POS, OC2NEG OC3POS, OC3NEG OC4POS, OC4NEG OC5POS, OC5NEG OC6POS, OC6NEG OC7POS, OC7NEG OC8POS, OC8NEG OC9POS, OC9NEG OC10POS, OC10NEG	O <sub>DIFF</sub>	Differential Output Clocks 1 through 10.  CML, HSTL or 1 or 2 CMOS. Programmable frequency.  See Table 7-5 and Figure 7-2 for electrical specifications and recommended external circuitry for interfacing to LVDS, LVPECL or CML input pins on other devices.  See Table 7-6 for electrical specifications for interfacing to CMOS and HSTL inputs on other devices.  See Figure 7-3 for recommended external circuitry for interfacing to HCSL inputs on other devices.

Table 3-3. Global Pin Descriptions

PIN NAME	TYPE <sup>(1)</sup>	PIN DESCRIPTION				
RST_N	I <sub>PU</sub>	Reset (Active Low). When this global asynchronous reset is pulled low, all internal circuitry is reset to default values. The device is held in reset as long as RST_N is low. RST_N should be held low for at least 100ns.				
TEST	I <sub>PD</sub>	Factory Test Mode Select. Wire this pin to VSS for normal operation.				
GPIO1	General-Purpose I/O Pin 1.					
GPIO2	I/O <sub>PD</sub>	General-Purpose I/O Pin 2. GPCR.GPIO2C configures this pin. Its state is indicated in GPSR.GPIO2.				
AC / GPIO3	I/O <sub>PU</sub>	Auto Configuration / General-Purpose I/O Pin 3.  If this pin is high when RST_N goes high the device automatically configures its registers based on the configuration script stored in external EEPROM memory. See section 4.9. After reset GPCR.GPIO3C configures this pin. Its state is indicated in GPSR.GPIO3.				
SS / GPIO4	I/O <sub>PD</sub>	Source Switch / General-Purpose I/O Pin 4.  When APLLCR2.EXTSW=1 this pin behaves as SS, the source-switching control input  See section 4.4.1. When EXTSW=0 this pin behaves as GPIO4, it is configured by GPCR.GPIO4C, and its state is indicated in GPSR.GPIO4.				



# **Table 3-4. SPI Interface Pin Descriptions**

See section 4.6 for functional description and Table 7-12 for timing specifications.

PIN NAME	TYPE <sup>(1)</sup>	PIN DESCRIPTION				
CS_N	I	<b>Chip Select.</b> The CS_N, SCLK, SDI and SDO pins together are a SPI slave port through which an external SPI master can communicate with the device. This pin must be asserted (low) to read or write internal registers.				
SCLK	I	rial Clock. SCLK is always driven by the SPI bus master.				
SDI	I	erial Data Input. The SPI bus master transmits data to the device on this pin.				
SDO	O <sub>3</sub>	Serial Data Output. The device transmits data to the SPI bus master on this pin.				

### Table 3-5. External EEPROM SPI Interface Pin Descriptions

See section 4.9 for functional description and Table 7-13 for timing specifications.

see section 4.6 for functional description and rable 7 for timing specimeations.						
ECS_N	O <sub>3</sub>	<b>External EEPROM Chip Select.</b> The ECS_N, ESCLK, ESDI and ESDO pins together are a SPI master port which can be connected to an external SPI EEPROM device. The device can automatically self-configure from data in the EEPROM at power-up and reset. When the device is reading configuration information from the EEPROM it asserts ECS_N. When the device's SPI master accesses the EEPROM (i.e. when the EESEL bit is set to 1 and CS_N is asserted), ECS_N is a buffered (delayed) version of CS_N.				
ESCLK	O <sub>3</sub>	<b>External EEPROM Serial Clock.</b> This pin can be connected to the SCLK pin of an external SPI EEPROM. When the device is reading configuration information from the EEPROM it drives a clock signal on ESCLK. When the device's SPI master accesses the EEPROM (i.e. when the EESEL bit is set to 1 and CS_N is asserted), ESCLK is a buffered (delayed) version of SCLK.				
ESDI	O <sub>3</sub>	<b>External EEPROM Serial Data Input.</b> This pin can be connected to the serial data input pin of an external SPI EEPROM. When the device is reading configuration information from the EEPROM it controls ESDI as needed. When the device's SPI master accesses the EEPROM (i.e. when the EESEL bit is set to 1 and CS_N is asserted), ESDI is a buffered (delayed) version of SDI.				
ESDO	1	<b>External EEPROM Serial Data Output.</b> This pin can be connected to the serial data output of the external SPI EEPROM. When the device is reading configuration information from the EEPROM, the data is conveyed on the ESDO pin. When the device's SPI master reads the EEPROM (i.e. when the EESEL bit is set to 1 and CS_N is asserted), the SDO pin is a buffered (delayed) version of ESDO.				

#### **Table 3-6. JTAG Interface Pin Descriptions**

See Section 6 for functional description and Table 7-14 or timing specifications.

PIN NAME	TYPE <sup>(1)</sup>	PIN DESCRIPTION				
JTRST_N	I <sub>PU</sub>	JTAG Test Reset (Active Low). Asynchronously resets the test access port (TAP) controller. JTRST_N should be held low during device power-up. If not used, JTRST_N can be held low or high after power-up.				
JTCLK	JTCLK  JTAG Clock. Shifts data into JTDI on the rising edge and out of JTDO on the edge. If not used, JTCLK can be held low or high.					
JTDI	I <sub>PU</sub>	JTAG Test Data Input. Test instructions and data are clocked in on this pin on the rising edge of JTCLK. If not used, JTDI can be held low or high.				
JTDO	O <sub>3</sub>	<b>JTAG Test Data Output.</b> Test instructions and data are clocked out on this pin on the falling edge of JTCLK. If not used, leave floating.				
JTMS	I <sub>PU</sub>	<b>JTAG Test Mode Select.</b> Sampled on the rising edge of JTCLK and is used to place the port into the various defined IEEE 1149.1 states. If not used connect to 3.3V or leave floating.				

Table 3-7. Power-Supply Pin Descriptions

PIN NAME	TYPE <sup>(1)</sup>	PIN DESCRIPTION			
VDD_18	Р	igital I/O Power Supply. 1.8V ±5%.			
VDD_33	Р	Digital I/O Power Supply. 3.3V ±5%.			
VDD_APLL1_18	Р	APLL1 Power Supply. 1.8V ±5%. Also supply for IC1 input.			
VDD_APLL1_33	Р	APLL1 Power Supply. 3.3V ±5%. Also supply for IC1 input.			
VDD_APLL2_18	Р	APLL2 Power Supply. 1.8V ±5%. Also supply for IC2 and IC3 inputs.			



PIN NAME	TYPE <sup>(1)</sup>	PIN DESCRIPTION
VDD_APLL2_33	Р	APLL2 Power Supply. 3.3V ±5%. Also supply for IC2 and IC3 inputs.
VDD_DIG_18	Р	Core Digital Power Supply. 1.8V ±5%.
VDD_OC_18	Р	Output Clock Power Supply. 1.8V ±5%.
VDD_XO_18	Р	Crystal Oscillator Power Supply. 1.8V ±5%.
VDD_XO_33		Crystal Oscillator Power Supply. 3.3V ±5%.
VDDO18A	Р	Output Clock Power Supply, Bank A (OC1, OC2). 1.8V ±5%.
VDDO18B	Р	Output Clock Power Supply, Bank B (OC3–OC5). 1.8V ±5%.
VDDO18C	Р	Output Clock Power Supply, Bank C (OC6-OC8). 1.8V ±5%.
VDDO18D	Р	Output Clock Power Supply, Bank D (OC9, OC10). 1.8V ±5%.
VDDOA	Р	Output Clock Power Supply, Bank A (OC1, OC2). 1.5V to 3.3V ±5%.
VDDOB	Р	Output Clock Power Supply, Bank B (OC3-OC5). 1.5V to 3.3V ±5%.
VDDOC	Р	Output Clock Power Supply, Bank C (OC6-OC8). 1.5V to 3.3V ±5%.
VDDOD	Р	Output Clock Power Supply, Bank D (OC9, OC10). 1.5V to 3.3V ±5%.
VSS_APLL1	Р	Return for VDD_APLL1 Supplies.
VSS_APLL2	Р	Return for VDD_APLL2 Supplies.
VSS_DIG	Р	Core Digital Return.
VSS_OC	Р	Output Clock Return.
VSS_XO	Р	Crystal Oscillator Return.
VSSOA	Р	Return for VDDOA Supply.
VSSOB	Р	Return for VDDOB Supply.
VSSOC	Р	Return for VDDOC Supply.
VSSOD	Р	Return for VDDOD Supply.
VSUB	Р	Substrate Voltage. Connect to board ground.

Note 1: All pins, except power and analog pins, are CMOS/TTL unless otherwise specified in the pin description.

### PIN TYPES

I = input pin

I<sub>DIFF</sub> = differential input, can be interfaced to LVDS, LVPECL, CML, HSTL or CMOS/TTL signals

 $I_{PD}$  = input pin with internal  $50k\Omega$  pulldown

 $I_{PU}$  = input pin with internal  $50k\Omega$  pullup

I/O = input/output pin

 $IO_{PD}$  = input/output pin with internal  $50k\Omega$  pulldown

 $IO_{PU}$  = input/output pin with internal  $50k\Omega$  pullup

O = output pin

O<sub>3</sub> = output pin that can be tri-stated (i.e., placed in a high-impedance state)

O<sub>DIFF</sub> = differential output, CML format

P = power-supply pin

Note 2: All digital pins, except ICn and OCn, are I/O pins in JTAG mode. ICn and OCn pins do not have JTAG functionality.



### 4. Functional Description

#### 4.1 Device Identification and Protection

The 16-bit read-only ID field in the ID1 and ID2 registers is set to 00C3h = 195 decimal. The device revision can be read from the REV register. Contact the factory to interpret this value and determine the latest revision. The register set can be protected from inadvertent writes using the PROT register.

### 4.2 Local Oscillator or Crystal

Section 4.2.1 describes how to connect an external oscillator and the required characteristics of the oscillator. Section 4.2.2 describes how to connect an external crystal to the on-chip crystal oscillator and the required characteristics of the crystal.

#### 4.2.1 External Oscillator

A signal from an external oscillator can be connected to any of the clock inputs: IC1, IC2, IC3 or XIN. The external oscillator can be any frequency from 9.72MHz to 750MHz and either differential or single-ended (single-ended only on XIN). For lowest output jitter, a differential signal is best. To minimize jitter when a single-ended signal is used, the signal must be properly terminated and must have very short trace length. A poorly terminated single-ended signal can greatly increase output jitter, and long single-ended trace lengths are more susceptible to noise. If the oscillator is located more than 2cm away from the device, consider connecting the single-ended oscillator output to an LVDS driver IC (such as MAX9110) and sending a differential clock signal to the device pins.

While the stability of the external oscillator over temperature can be important, its absolute frequency accuracy is less important. This is because any known frequency inaccuracy of the oscillator can be compensated in the APLLs by adjusting the APLLs' fractional feedback divider values (AFBDIV) by ppb or ppm to compensate for oscillator frequency error.

#### 4.2.1.1 Oscillator Characteristics to Minimize Output Jitter

The jitter on output clock signals depends on the phase noise and frequency of the external oscillator. For the device to operate with the lowest possible output jitter, the external oscillator should have the following characteristics:

- Phase Noise: Typical value of -148dBc/Hz or lower at 10kHz offset from the carrier.
- Frequency: The higher the better, subject to 102.4MHz maximum.

#### 4.2.2 On-Chip Crystal Oscillator

The crystal oscillator is designed to drive a <u>fundamental mode</u>, <u>AT-cut</u> crystal resonator. See <u>Table 4-1</u> for recommended crystal specifications. When a crystal is not connected between XIN and XOUT, the XIN pin can be used as a single-ended input to the APLLs.

To use the crystal oscillator with an external crystal, set MCR2.XIEN=1 to enable the XIN pin logic and set MCR2.XOEN=1 to enable the XOUT pin so the XO can oscillate. To use the XIN pin as a single-ended input, set MCR2.XIEN=1 to enable the XIN pin and set MCR2.XOEN=0 to disable the XOUT pin to minimize power and noise. If the XIN pin is not used, set MCR2.XIEN=0 and MCR2.XOEN=0 to minimize power and noise.


See Figure 4-1 for the crystal equivalent circuit and the recommended external capacitor connections. To achieve a crystal load ( $C_L$ ) of 10pF, an external 16pF is placed in parallel with the 4pF internal capacitance of the XIN pin, and an external 16pF is placed in parallel with the 4pF internal capacitance of the XOUT pin. The crystal then sees a load of 20pF in series with 20pF, which is 10pF total load. Note that the 16pF capacitance values in Figure 4-1 include all capacitance on those nodes. If, for example, PCB trace capacitance between crystal pin and IC pin is 2pF then 14pF capacitors should be used to make 14pF total.



The crystal, traces, and two external capacitors should be placed on the board as close as possible to the XIN and XOUT pins to reduce crosstalk of active signals into the oscillator. Also no active signals should be routed under the crystal circuitry..

Note: Crystals have temperature sensitivies that can cause crystal oscillator frequency changes in response to ambient temperature changes. In applications where significant temperature changes are expected near the crystal, it is recommended that the crystal be covered with a thermal cap, or an external XO, TCXO or OCXO should be used instead.

Figure 4-1. Crystal Equivalent Circuit / Crystal and Capacitor Connections



Note 1: R1=1MΩ. The value of R2 is a function of crystal frequency, loading and maximum power rating. Contact the factory for guidance in choosing the right R1 resistor for a specific crystal.

**Table 4-1. Crystal Selection Parameters** 

PARAMETER		SYMBOL	MIN	TYP	MAX	UNITS
Crystal Oscillation Frequency		f <sub>OSC</sub>	25	25, 50, 51.2 <sup>1</sup>	52	MHz
Shunt Capacitance		Co		2	5	pF
Load Capacitance	Load Capacitance			10		pF
Equivalent Series Resistance	f <sub>OSC</sub> < 40MHz	Rs			60	Ω
(ESR) <sup>2</sup>	f <sub>OSC</sub> > 40MHz	Rs			50	Ω
Maximum Crystal Drive Level	•		100			μW

Note 1: Crystal frequencies of 49.152MHz, 50MHz and 51.2MHz are excellent choices for lowest output jitter.

Note 2: These ESR limits are chosen to constrain crystal drive level to less than 100μW. If the crystal can tolerate a drive level greater than 100μW then proportionally higher ESR is acceptable.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Crystal Oscillator Frequency Stability vs. Power Supply	f <sub>FVD</sub>		0.2	0.5	ppm per 10% ∆ in VDD

Any known frequency inaccuracy of the crystal can be compensated in the APLLs by adjusting the APLLs' fractional feedback divider values (AFBDIV) by ppb or ppm to compensate for crystal frequency error.

### 4.3 Input Signal Format Configuration

Input clocks IC1 and IC2 are enabled by setting MCR2.IC1EN=1 and IC2EN=1, respectively. The power consumed by a differential receiver is shown in Table 7-2. The electrical specifications for these inputs are listed in Table 7-4. Each input clock can be configured to accept nearly any differential signal format by using the proper set of external components (see Table 7-4 and Figure 7-1). To configure these differential inputs to accept single-ended CMOS or TTL signals, connect the single-ended signal to the POS pin, and connect the NEG pin to a capacitor  $(0.1\mu F)$  or  $0.01\mu F$ ) to VSS. As shown in Figure 7-1, the NEG pin is internally biased to approximately 1.2V. If a 1.2V bias is unsuitable, an external voltage divider can be used to set a different bias. If an input is not used, both POS and NEG pins can be left floating.



**Table 4-2. Input Clock Capabilities** 

Input Clock	Signal Format	Frequence Range (MHz)
IC1	Diferential	Differential: 9.72MHz to 750MHz
IC2	or	
IC3	CMOS/TTL	Single-ended: 9.72MHz to 160MHz

#### 4.4 APLL Configuration

#### 4.4.1 Input Selection and Frequency


The input to each APLL can be controlled by the SS input pin or by the APLLCR2.APLLMUX register field. When APLLCR2.EXTSW=0, the APLLCR2.APLLMUX register field controls the APLL input mux.

When APLLCR2.EXTSW=1, the SS input pin controls the APLL input mux. When SS=0, the mux selects the input specified by APLLCR2.APLLMUX. When SS=1, the mux selects the input specified by APLLCR2.ALTMUX.

The input signal to the APLL's phase-frequency detector must be in the range 9.72MHz to 102.4MHz. For input frequenices above 102.4MHz, the APLL's input divider can be configured to divide the signal by 2, 4 or 8 (APLLCR2.AIDIV) to get a frequency below 102.4MHz. Note that higher APLL input frequencies give lower output jitter, all else being equal.

#### 4.4.2 Output Frequency

Figure 4-2. APLL Block Diagram



An APLL is enabled when APLLCR1.APLLEN=1. The APLLs have a fractional-N architecture and therefore can produce output frequencies that are either integer or non-integer multiples of the input clock frequency. Figure 4-2 shows a block diagram of the APLL, which is built around an ultra-low-jitter multi-GHz VCO. Register fields AFBDIV, AFBREM, AFBDEN and AFBBP configure the frequency multiplication ratio of the APLL. The APLLCR1.HSDIV field specifies how the VCO frequency is divided down by the high-speed divider. Dividing by six is the typical setting to produce 622.08MHz for SDH/SONET or 625MHz for Ethernet applications. The HSDIV divider produces a clock signal with a 50% duty cycle for all divider values including odd numbers.

Internally, the exact APLL feedback divider value is expressed in the form AFBDIV + AFBREM / AFBDEN \* 2<sup>-(66-AFBBP)</sup>. This feedback divider value must be chosen such that APLL\_input\_frequency \* feedback\_divider\_value is in the operating range of the VCO (as specified in Table 7-7). The AFBDIV term is a fixed-point number with 9 integer bits and a configurable number of fractional bits (up to 66, as specified by AFBBP). Typically AFBBP is set



to 42 to specify that AFBDIV has 66 - 42 = 24 fractional bits. Using more than 24 fractional bits does not yield a detectable benefit. Using less than 12 fractional bits is not recommended.

The following equations show how to calculate the feedback divider values for the situation where the APLL should multiply the APLL input frequency by integer M and also fractionally scale by the ratio of integers N / D. In other words, VCO\_frequency = input\_frequency \* M \* N / D. An example of this is multiplying 77.76MHz by M=48 and scaling by N / D = 255 / 237 for forward error correction applications.

$$AFBDIV = trunc(M * N / D * 2^{24})$$
 (1)

$$lsb\_fraction = M * N / D * 2^{24} - AFBDIV$$
 (2)

$$AFBDEN = D (3)$$

AFBBP = 
$$66 - 24 = 42$$
 (5)

The trunc() function returns only the integer portion of the number. The round() function rounds the number to the nearest integer. In Equation (1), AFBDIV is set to the full-precision feedback divider value, M  $^{*}$  N / D, truncated after the 24<sup>th</sup> fractional bit. In Equation (2) the temporary variable 'lsb\_fraction' is the fraction that was truncated in Equation (1) and therefore is not represented in the AFBDIV value. In Equation (3), AFBDEN is set to the denominator of the original M  $^{*}$  N / D ratio. In Equation (4), AFBREM is calculated as the integer numerator of a fraction (with denominator AFBDEN) that equals the 'lsb\_fraction' temporary variable. Finally, in Equation (5) AFBBP is set to 66 - 24 = 42 to correspond with AFBDIV having 24 fractional bits.

When a fractional scaling scenario involves multiplying an integer M times multiple scaling ratios  $N_1 / D_1$  through  $N_n / D_n$ , the equations above can still be used if the numerators are multiplied together to get  $N = N_1 \times N_2 \times ... \times N_n$  and the denominators are multiplied together to get  $D = D_1 \times D_2 \times ... \times D_n$ .

Note that one easy way to calculate the exact values to write to the APLL registers is to use the MAX24405/MAX24410 evaluation board software, available on the MAX24405/MAX24410 page of Microsemi's website. This software can be used even when no evaluation board is attached to the computer.

Note: After the APLL's feedback divider settings are configured in register fields AFBDIV, AFBREM, AFBDEN and AFBBP, the APLL enable bit APLLCR1.APLLEN must be changed from 0 to 1 to cause the APLL to reacquire lock with the new settings.

#### 4.5 Output Clock Configuration

The MAX24405 has five output clocks signals. The MAX24410 has ten output clocks signals. Each output has individual divider, enable and signal format controls.

#### 4.5.1 Enable, Signal Format, Voltage and Interfacing

Using the OCCR2.OCSF register field, each output pair can be disabled or configured as a CML output, an HSTL output, or one or two CMOS outputs. When an output is disabled it is high impedance and the output driver is in a low-power state. In CMOS mode, the OCxNEG pin can be disabled, in phase or inverted vs. the OCxPOS pin. In CML mode the normal 800mV  $V_{\text{OD}}$  differential voltage is available as well as a lower-power 400mV  $V_{\text{OD}}$ . All of these options are specified by OCCR2.OCSF.



Device clock outputs are grouped into four banks as shown below:

Bank	MAX24405 Outputs	MAX24410 Outputs
Α	OC1, OC2	OC1, OC2
В	OC3	OC3, OC4, OC5
С	OC8	OC6, OC7, OC8
D	OC10	OC9, OC10

Each bank has its own power supply and ground pin to allow CMOS or HSTL signal swing from 1.5V to 3.3V for glueless interfacing to neighboring components. If OCSF is set to HSTL mode then a 1.5V power supply voltage should be used to get a standards-compliant HSTL output.

Note that differential (CML) outputs must have a bank power supply of 3.3V. If other outputs in that bank are configured for CMOS operation, the CMOS outputs will also have a 3.3V power supply. However, CMOS outputs from that bank can be externally attenuated using resistor divider networks if needed.

The differential outputs can be easily interfaced to LVDS, LVPECL, CML, HSTL and other differential inputs on neighboring ICs using a few external passive components. See App Note HFAN-1.0 for details.

#### 4.5.2 Frequency Configuration

The frequency of each output is determined by which APLL it is connected to, the configuration the APLL and the per-output dividers. Each bank of outputs can be connected to either APLL1 or APLL2. The register fields to control the bank muxes are AMUX, BMUX, CMUX and DMUX, respectively, in the MCR1 register.

Each output has two output dividers, a 7-bit medium-speed divider (OCCR1.MSDIV) and a 24-bit output divider (OCDIV registers). These dividers are in series, medium-speed divider first then output divider. These dividers produce signals with 50% duty cycle for all divider values including odd numbers.

Since each output has its own independent dividers, the device can output families of related frequencies that have an APLL output frequency as a common multiple. For example, for Ethernet clocks, a 625MHz APLL output clock can be divided by four for some outputs to get 156.25MHz, divided by five for other outputs to get 125MHz, and divided by 25 for other outputs to get 25MHz. Similarly, for SDH/SONET clocks, a 622.08MHz APLL output clock can be divided by 4 to get 155.52MHz, by 8 to get 77.76MHz, by 16 to get 38.88MHz or by 32 to get 19.44MHz.

Various divisors of the APLL output clock can be brought out on any combination of outputs. For the very lowest output jitter, however, frequencies such as 156.25MHz and 125MHz that are not integer divisors of one another should come from separate banks whenever possible.

#### 4.5.3 Phase Adjustment

The phase of an output signal can be shifted by 180° by setting OCCR1.POL=1. In addition, the phase can be adjusted using the OCCR3.PHADJ register field. The adjustment is in units of APLL output clock cycles. For example, if the APLL output frequency is 625MHz then one APLL output clock cycle is 1.6ns, the smallest phase adjustment is 0.8ns, and the adjustment range is ±5.6ns.



### 4.6 Microprocessor Interface

The device presents a SPI slave port on the CS\_N, SCLK, SDI, and SDO pins. SPI is a widely used master/slave bus protocol that allows a master and one or more slaves to communicate over a serial bus. The device is always a slave. Masters are typically microprocessors, ASICs or FPGAs. Data transfers are always initiated by the master, which also generates the SCLK signal. The device receives serial data on the SDI pin and transmits serial data on the SDO pin. SDO is high impedance except when the device is transmitting data to the bus master.

Bit Order. The register address and all data bytes are transmitted most significant bit first on both SDI and SDO.

**Clock Polarity and Phase.** The device latches data on SDI on the rising edge of SCLK and updates data on SDO on the falling edge of SCLK. SCLK does not have to toggle between accesses, i.e., when CS\_N is high.

**Device Selection.** Each SPI slave has its own chip-select line. To select the device, the bus master drives its CS N pin low.

**Command and Address.** After driving CS\_N low, the bus master transmits an 8-bit command followed by a 16-bit register address. The available commands are shown below.

Command	Hex	Bit Order, Left to Right
Write Enable	0x06	0000 0110
Write	0x02	0000 0010
Read	0x03	0000 0011
Read Status	0x05	0000 0101

**Read Transactions.** The device registers are accessible when EESEL=0. The external EEPROM memory, if present, is accessible when EESEL=1. See section 5.1.3. After driving CS\_N low, the bus master transmits the read command followed by the 16-bit register address. The device then responds with the requested data byte on SDO, increments its address counter, and prefetches the next data byte. If the bus master continues to demand data, the device continues to provide the data on SDO, increment its address counter, and prefetch the following byte. The read transaction is completed when the bus master drives CS\_N high. See Figure 4-3.

Register Write Transactions. The device registers are accessible when EESEL=0. After driving CS\_N low, the bus master transmits the write command followed by the 16-bit register address followed by the first data byte to be written. The device receives the first data byte on SDI, writes it to the specified register, increments its internal address register, and prepares to receive the next data byte. If the master continues to transmit, the device continues to write the data received and increment its address counter. The write transaction is completed when the bus master drives CS\_N high. See Figure 4-5.

**EEPROM Writes.** The external EEPROM memory, if present, is accessible when **EESEL=1**. After driving CS\_N low, the bus master transmits the write enable command and then drives CS\_N high to set the internal write enable latch. The bus master then drives CS\_N low again and transmits the write command followed by the 16-bit register address followed by the first data byte to be written. The device first copies the page to be written from EEPROM to its page buffer. The device then receives the first data byte on SDI, writes it to its page buffer, increments its internal address register, and prepares to receive the next data byte. If the master continues to transmit, the device continues to write the data received to its page buffer and continues to increment its address counter. The address counter rolls over at the 32-byte boundary (i.e. when the five least-significant address bits are 11111). When the bus master drives CS\_N high, the device transfers the data in the page buffer to the appropriate page in the EEPROM memory. See Figure 4-4 and Figure 4-5.

**EEPROM** Read Status. After the bus master drives CS\_N high to end an EEPROM write command, the EEPROM memory is not accessible for up to 5ms while the data is transferred from the page buffer. To determine when this transfer is complete, the bus master can use the Read Status command. After driving CS\_N low, the bus master transmits the Read Status command. The device then responds with the status byte on SDO. In this byte, the least significant bit is set to 1 if the transfer is still in progress and 0 if the transfer has completed.



**Early Termination of Bus Transactions.** The bus master can terminate SPI bus transactions at any time by pulling CS\_N high. In response to early terminations, the device resets its SPI interface logic and waits for the start of the next transaction. If a register write transaction is terminated prior to the SCLK edge that latches the least significant bit of a data byte, the data byte is not written. If an EEPROM write transaction is terminated prior to the SCLK edge that latches the least significant bit of a data byte, none of the bytes in that write transaction are written.

**Design Option: Wiring SDI and SDO Together.** Because communication between the bus master and the device is half-duplex, the SDI and SDO pins can be wired together externally to reduce wire count. To support this option, the bus master must not drive the SDI/SDO line when the device is transmitting.

AC Timing. See Table 7-12 and Figure 7-4 for AC timing specifications for the SPI interface.

Figure 4-3. SPI Read Transaction Functional Timing




Figure 4-4. SPI Write Enable Transaction Functional Timing





Figure 4-5. SPI Write Transaction Functional Timing





#### 4.7 Reset Logic

The device has three reset controls: the RST\_N pin, the RST bit in MCR1, and the JTAG reset pin JTRST\_N. The RST\_N pin asynchronously resets the entire device, except for the JTAG logic. When the RST\_N pin is low all internal registers are reset to their default values, including those fields which latch their default values from, or based on, the states of configuration input pins when the RST\_N goes high. The RST\_N pin must be asserted once after power-up while the external oscillator is stabilizing. Reset should be asserted for at least 100ns.

The MCR1.RST bit resets the entire device (except for the microprocessor interface, the JTAG logic and the RST bit itself), but when RST is active, the register fields with pin-programmed defaults do not latch their values from, or based on, the corresponding input pins. Instead these fields are reset to the default values that were latched when the RST\_N pin was last active.

Microsemi recommends holding RST\_N low while the external oscillator starts up and stabilizes. An incorrect reset condition could result if RST\_N is released before the oscillator has started up completely.

**Important:** System software must wait at least 100µs after reset (RST\_N pin or RST bit) is deasserted before initializing the device as described in section 4.9.

### 4.8 Power-Supply Considerations

Due to the multi-power-supply nature of the device, some I/Os have parasitic diodes between a <3.3V supply and a 3.3V supply. When ramping power supplies up or down, care must be taken to avoid forward-biasing these diodes because it could cause latchup. Two methods are available to prevent this. The first method is to place a Schottky diode external to the device between the <3.3V supply and the 3.3V supply to force the 3.3V supply to be within one parasitic diode drop of the <3.3V supply. The second method is to ramp up the 3.3V supply first and then ramp up the <3.3V supply.

#### 4.9 Initialization and EEPROM Configuration Memory

After power-up or reset, a series of writes must be done to the device to tune it for optimal performance. This series of writes is called the initialization script. Each die revision has a different initialization script. For the latest initialization scripts contact Microsemi timing products technical support. If an external EEPROM is used to store configuration information, the initialization script must be part of the configuration script stored in the EEPROM. The MAX24405/MAX24410 EV kit software automatically includes the correct initialization script in configuration scripts it creates.

The device reads the configuration script from the external EEPROM using a SPI interface consisting of the ECS\_N, ESCLK, ESDI and ESDO pins. When the EV kit software creates the configuration script, the software stores a value in EEPROM memory to specify the speed of the EEPROM's SPI interface. Later, when the device begins self-configuration, it first accesses the EEPROM using very slow timing (<1MHz) to read the speed value. Then, after learning the speed of the EEPROM, the device reads the EEPROM at the specified speed to minimize the self-configuration time.

The external EEPROM component must have a SPI interface, an industry-standard SPI EEPROM command set, and a 32-byte page size to be compatible with the MAX24405 and MAX24410. Compatible products are available from several vendors. Example part numbers are AT25160B from Atmel and 25LC160D from Microchip (both 16kbit). Minimum EEPROM memory size is 8kbit. Recommended EEPROM memory size is 16kbit.



### 5. Register Descriptions

The device has an overall address range from 000h to 1FFh. Table 5-1 in Section 5.2 shows the register map. In each register, bit 7 is the MSB and bit 0 is the LSB. Register addresses not listed and bits marked "—" are reserved and must be written with 0. Writing other values to these registers may put the device in a factory test mode resulting in undefined operation. Bits labeled "0" or "1" must be written with that value for proper operation. Register fields with underlined names are read-only fields; writes to these fields have no effect. All other fields are read-write. Register fields are described in detail in the register descriptions that follow Table 5-1.

#### 5.1 Register Types

#### 5.1.1 Status Bits

The device has two types of status bits. Real-time status bits are read-only and indicate the state of a signal at the time it is read. Latched status bits are set when a signal changes state (low-to-high, high-to-low, or both, depending on the bit) and cleared when written with a logic 1 value. Writing a 0 has no effect. When set, some latched status bits can cause an interrupt request if enabled to do so by corresponding interrupt enable bits.

#### 5.1.2 Configuration Fields

Configuration fields are read-write. During reset, each configuration field reverts to the default value shown in the register definition. Configuration register bits marked "—" are reserved and must be written with 0.

#### 5.1.3 Bank-Switched Registers

To simplify the device's register map and documentation, some registers are bank-switched, meaning banks of registers are switched in and out of the register map based on the value of a bank-select control field.

At the top level, The EESEL register is a bank-select control field that maps the device registers into the memory map at address 0x1 and above when EESEL=0 and maps the external EEPROM memory, if present, into the memory map at address 0x1 and above when EESEL=1. The EESEL register itself is always in the memory map at address 0x0 for both EESEL=0 and EESEL=1.

When EESEL=0 (device registers) the bank-switched sections of the memory map are: the APLL registers and the output clock registers.

The registers for the APLLs are bank-switched in the APLL Registers section of Table 5-1. The APLLSEL register is the bank-select control field for the APLL registers.

The registers for the output clocks are bank-switched in the Output Clock Registers section of Table 5-1. The OCSEL register is the bank-select control field for the output clock registers.



# 5.2 Register Map

Table 5-1. Register Map

Note: Register names are hyperlinks to register definitions. <u>Underlined</u> fields are read-only.

ADDR	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0			
Global	Registers											
00h	EESEL	_	_	_	_	_	_	_	EESEL			
01	ID1				ID	[7:0]						
02	ID2				<u>ID</u> [	<u>15:8]</u>						
03	REV		REV[7:0]									
04	PROT		PROT[7:0]									
05	MCR1	RST	_	_	_	AMUX	BMUX	CMUX	DMUX			
06	MCR2	XIEN	XOEN	IC1EN	IC2EN	IC3EN	-	_	_			
07	APLLSR	_	A2LKIE	A2LKL	A2LK		A1LKIE	A1LKL	<u>A1LK</u>			
<b>GPIO</b> R	egisters											
08	GPCR	GPIO4	1C[1:0]	GPIO3	C[1:0]	GPIO2	2C[1:0]	GPIO1				
09	GPSR		_		_	<u>GPIO4</u>	GPIO3	GPIO2	GPIO1			
0A	GPIO1SS	POL	OD		REG[2:0]			BIT[2:0]				
0B	GPIO2SS	POL	OD REG[2:0] BIT[2:0]									
0C	GPIO3SS	POL	OD		REG[2:0]			BIT[2:0]				
0D	GPIO4SS	POL	OD REG[2:0] BIT[2:0]									
APLL R	Registers											
10	APLLSEL	_	_	_	_	_	_	APLLSI	EL[1:0]			
11	APLLCR1		APLLEN APLLBYP DALIGN — HSDIV[3:0]									
12	APLLCR2	AIDI\	AIDIV[1:0] EXTSW ALTMUX[1:0] APLLMUX[2:0]									
22	AFBDIV1		AFBD	IV[3:0]		_	_	_	_			
23	AFBDIV2					IV[11:4]						
24	AFBDIV3					V[19:12]						
25	AFBDIV4					V[27:20]						
26	AFBDIV5					V[35:28]						
27	AFBDIV6					V[43:36]						
28	AFBDIV7					V[51:44]						
29	AFBDIV8					V[59:52]						
2A	AFBDIV9		1			V[67:60]						
2B	AFBDIV10	_				FBDIV[74:6	8]					
2C	AFBDEN1					EN[7:0]						
2D	AFBDEN2					EN[15:8]						
2E	AFBDEN3					:N[23:16]						
2F	AFBDEN4					N[31:24]						
30	AFBREM1		AFBREM[7:0]									
31	AFBREM2					EM[15:8]						
32	AFBREM3		AFBREM[23:16]									
33	AFBREM4	AFBREM[31:24]										
34	AFBBP	4			AFBI	3P[7:0]						
	Clock Regis	ters					000=	1.50.01				
40	OCSEL		_		_	MODUTO	OCSE	L[3:0]				
41	OCCR1	_				MSDIV[6:0]						



ADDR	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
42	OCCR2			DRIVE	E[1:0]		OCSF[3:0]			
43	OCCR3	PHADJ[3:0]					POL		DALEN	
44	OCDIV1	OCDIV[7:0]								
45	OCDIV2		OCDIV[15:8]							
46	OCDIV3				OCDI	V[23:16]				

### 5.3 Register Definitions

#### 5.3.1 Global Registers

Register Name: EESEL

Register Description: EEPROM Memory Selection Register

Register Address: 00h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	_	_	_	_	_	_	_	EESEL
Default	0	0	0	0	0	0	0	0

**Bit 0: EEPROM Memory Select (EESEL).** This bit is a bank-select that specfies whether device register space or external EEPROM memory is mapped into addresses 0x1 and above. See sections 4.6 and 5.1.3.

0 = Device registers

1= EEPROM memory



Register Name: ID1

Register Description: Device Identification Register, LSB

Register Address: 01h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				<u>ID</u>	[7:0]			
Default				see	below			

Bits 7 to 0: Device ID (ID[7:0]). The full 16-bit ID field spans this register and ID2.

MAX24405: ID[15:0] = 0x00C4. MAX24410: ID[15:0] = 0x00C5.

Register Name: ID2

Register Description: Device Identification Register, MSB

Register Address: 02h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				<u>ID</u>	15:8]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: Device ID (ID[15:8]). See the ID1 register description.

Register Name: REV

Register Description: Device Revision Register

Register Address: 03h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		<u>REV[7:0]</u>								
Default	0	0	0	0	0	0	0	0	l	

Bits 7 to 0: Device Revision (REV[7:0]). Contact the factory to interpret this value and determine the latest revision.

Register Name: PROT

Register Description: Protection Register

Register Address: 04h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		PROT[7:0]								
Default	1	0	0	0	0	1	0	1		

Bits 7 to 0: Protection Control (PROT[7:0]). This field can be used to protect the rest of the register set from inadvertent writes. In protected mode writes to all other registers are ignored. In single unprotected mode, one register (other than PROT) can be written, but after that write the device reverts to protected mode (and the value of PROT is internally changed to 00h). In fully unprotected mode all register can be written without limitation. See section 4.1.

1000 0101 = Fully unprotected mode 1000 0110 = Single unprotected mode All other values = Protected mode



Register Name: MCR1

**Register Description:** Master Configuration Register 1

Register Address: 05h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RST			_	AMUX	BMUX	CMUX	DMUX
Default	0	0	0	0	0	0	0	0

**Bit 7: Device Reset (RST).** When this bit is high the entire device is held in reset, and all register fields, except the RST bit itself, are reset to their default states. When RST is active, the register fields with pin-programmed defaults do not latch their values from the corresponding input pins. Instead these fields are reset to the default values that were latched from the pins when the RST pin was last active. See section 4.7.

0 = Normal operation

1 = Reset

Bit 3: Bank A Mux Control (AMUX). This field selects the source APLL for the bank A outputs. See the block diagram on page 1 and section 4.5.2.

0 = APLL1

1 = APLL2

**Bit 2: Bank B Mux Control (BMUX).** This field selects the source APLL for the bank B outputs. See the block diagram on page 1 and section 4.5.2.

0 = APLL1

1 = APLL2

Bit 1: Bank C Mux Control (CMUX). This field selects the source APLL for the bank C outputs. See the block diagram on page 1 and section 4.5.2.

0 = APLL1

1 = APLL2

**Bit 0: Bank D Mux Control (DMUX).** This field selects the source APLL for the bank D outputs. See the block diagram on page 1 and section 4.5.2.

0 = APLL1

1 = APLL2



Register Name: MCR2

**Register Description:** Master Configuration Register 2

Register Address: 06h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	XIEN	XOEN	IC1EN	IC2EN	IC3EN			_
Default	0	0	0	0	0	0	0	0

Bit 7: XIN Enable (XIEN). This field enables/disables the XIN pin and the XO analog circuitry. See section 4.2.2.

- 0 = Disable
- 1 = Enable

**Bit 6: XOUT Enable (XOEN).** This field enables and disables the XOUT pin driver. When XOUT is disabled the external crystal is not driven and the XO doesn't oscillate. See section 4.2.2.

- 0 = Disable (high impedance)
- 1 = Enable (XO amplifier drives external crystal)

Bit 5: IC1POS/NEG Enable (IC1EN). This field enables and disables the IC1POS/NEG differential receiver. The power consumption for the differential receiver is shown in Table 7-2. See section 4.3.

- 0 = Disable (power down)
- 1 = Enable

Bit 4: IC2POS/NEG Enable (IC2EN). This field enables and disables the IC2POS/NEG differential receiver. The power consumption for the differential receiver is shown in Table 7-2. See section 4.3.

- 0 = Disable (power down)
- 1 = Enable

Bit 3: IC3POS/NEG Enable (IC3EN). This field enables and disables the IC3POS/NEG differential receiver. The power consumption for the differential receiver is shown in Table 7-2. See section 4.3.

- 0 = Disable (power down)
- 1 = Enable



Register Name: APLLSR

Register Description: APLL Status Register

Register Address: 07h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		A2LKIE	A2LKL	<u>A2LK</u>		A1LKIE	A1LKL	<u>A1LK</u>
Default	0	0	0	0	0	0	0	0

Bit 6: APLL2 Lock Interrupt Enable (A2LKIE). This bit is an interrupt enable for the A2LKL bit.

0 = Mask the interrupt

1 = Enable the interrupt

**Bit 5: APLL2 Lock Latched Status (A2LKL).** This latched status bit is set to 1 when the A2LK status bit changes state (set or cleared). A2LKL is cleared when written with a 1. When A2LKL is set it can cause an interrupt request if the A2LKIE interrupt enable bit is set.

Bit 4: APLL2 Lock Status (A2LK). This real-time status bit indicates the lock status of APLL2.

0 = Not locked

1 = Locked

Bit 2: APLL1 Lock Interrupt Enable (A1LKIE). This bit is an interrupt enable for the A1LKL bit.

0 = Mask the interrupt

1 = Enable the interrupt

**Bit 1: APLL1 Lock Latched Status (A1LKL).** This latched status bit is set to 1 when the A1LK status bit changes state (set or cleared). A1LKL is cleared when written with a 1. When A1LKL is set it can cause an interrupt request if the A1LKIE interrupt enable bit is set.

Bit 0: APLL1 Lock Status (A1LK). This real-time status bit indicates the lock status of APLL1.

0 = Not locked

1 = Locked



#### 5.3.2 GPIO Registers

Register Name: GPCR

Register Description: GPIO Configuration Register

Register Address: 08h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO4	IC[1:0]	GPIO3	C[1:0]	GPIO2	2C[1:0]	GPIO1	C[1:0]
Default	0	0	0	0	0	0	0	0

**Bits 7 to 6: GPIO4 Configuration (GPIO4C[1:0]).** When APLLCR2.EXTSW=0, the SS/GPIO4 pin behaves as GPIO4, and this field configures the GPIO4 pin as a general-purpose input a general-purpose output driving low or high, or a status output. When GPIO4 is an input its current state can be read from GPSR.GPIO4. When GPIO4 is a status output, the GPIO4SS register specifies which status bit is output. When APLLCR2.EXTSW=1 the SS/GPIO4 pin behaves as SS and this field is ignored.

00 = General-purpose input

01 = Status output

10 = General-purpose output driving low

11 = General-purpose output driving high

Bits 5 to 4: GPIO3 Configuration (GPIO3C[1:0]). This field configures the GPIO3 pin as a general-purpose input, a general-purpose output driving low or high, or a status output. When GPIO3 is an input its current state can be read from GPSR.GPIO3. When GPIO3 is a status output, the GPIO3SS register specifies which status bit is output.

00 = General-purpose input

01 = Status output

10 = General-purpose output driving low

11 = General-purpose output driving high

Bits 3 to 2: GPIO2 Configuration (GPIO2C[1:0]). This field configures the GPIO2 pin as a general-purpose input, a general-purpose output driving low or high, or a status output. When GPIO2 is an input its current state can be read from GPSR.GPIO2. When GPIO2 is a status output, the GPIO2SS register specifies which status bit is output.

00 = General-purpose input

01 = Status output

10 = General-purpose output driving low

11 = General-purpose output driving high

Bits 1 to 0: GPIO1 Configuration (GPIO1C[1:0]). This field configures the GPIO1 pin as a general-purpose input, a general-purpose output driving low or high, or a status output. When GPIO1 is an input its current state can be read from GPSR.GPIO1. When GPIO1 is a status output, the GPIO1SS register specifies which status bit is output.

00 = General-purpose input

01 = Status output

10 = General-purpose output driving low

11 = General-purpose output driving high



Register Name: GPSR

Register Description: GPIO Status Register

Register Address: 09h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			_	_	<u>GPIO4</u>	GPIO3	GPIO2	<u>GPIO1</u>
Default	0	0	0	0	0	0	0	0

Bit 3: GPIO4 State (GPIO4). This bit indicates the current state of the GPIO4 pin.

0 = low

1 = high

Bit 2: GPIO3 State (GPIO3). This bit indicates the current state of the GPIO3 pin.

0 = low

1 = high

Bit 1: GPIO2 State (GPIO2). This bit indicates the current state of the GPIO2 pin.

0 = low

1 = high

Bit 0: GPIO1 State (GPIO1). This bit indicates the current state of the GPIO1 pin.

0 = low

1 = high

Register Name: GPIO1SS

Register Description: GPIO1 Status Select Register

Register Address: 0Ah

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	POL	OD		REG[2:0]			BIT[2:0]	
Default	0	0	0	0	0	0	0	0

#### Bit 7: Pin Polarity (POL).

0 = Normal: GPIO pin has the same polarity as the status bit it follows

1 = Inverted: GPIO pin has inverted polarity vs. the status bit it follows

#### Bit 6: Open-Drain Enable (OD).

0 = Push-Pull: GPIO pin is driven in both inactive and active state

1 = Open-Drain: GPIO pin is driven in the active state but is high impedance in the inactive state

Bits 5 to 3: Status Register (REG[2:0]). When GPCR.GPIO1C=01, this field specifies the register of the status bit that GPIO1 will follow while the BIT field below specifies the status bit within the register. Setting the combination of this field and the BIT field below to point to a bit that isn't implemented as a real-time or latched status register bit results in GPIO1 being driven low.

 $000 - 100 = \{unused value\}$ 

101 = APLL Lock. The address of the status bit that GPIO follows is 07h (APLLSR register)

110 = {unused value}

111 = Interrupt Output: GPIO1 is active when a latched status bit and its corresponding interrupt enable bit are both active. The POL and OD bits define pin behavior for the active and inactive states.

**Bits 2 to 0: Status Bit (BIT[2:0]).** When GPCR.GPIO1C=01, the REG field above specifies the register of the status bit that GPIO1 will follow while this field specifies the status bit within the register. Setting the combination of the REG field and this field to point to a bit that isn't implemented as a real-time or latched status register bit results in GPIO1 being driven low. 000=bit 0 of the register. 111=bit 7 of the register.



Register Name: GPIO2SS

Register Description: GPIO2 Status Select Register

Register Address: 0Bh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	POL	OD		REG[2:0]			BIT[2:0]	
Default	0	0	0	0	0	0	0	0

These fields are identical to those in GPIO1SS except they control GPIO2.

Register Name: GPIO3SS

Register Description: GPIO3 Status Select Register

Register Address: 0Ch

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	POL	OD		REG[2:0]			BIT[2:0]	
Default	0	0	0	0	0	0	0	0

These fields are identical to those in GPIO1SS except they control GPIO3.

Register Name: GPIO4SS

Register Description: GPIO4 Status Select Register

Register Address: 0Dh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	POL	OD		REG[2:0]			BIT[2:0]	
Default	0	0	0	0	0	0	0	0

These fields are identical to those in GPIO1SS except they control GPIO4.



#### 5.3.3 APLL Registers

Register Name: APLLSEL

Register Description: APLL Select Register

Register Address: 10h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	_						APLLS	EL[1:0]
Default	0	0	0	0	0	0	0	1

Bits 1 to 0: APLL Select (APLLSEL[1:0]). This field is a bank-select control that specifies the APLL for which registers are mapped into the APLL Registers section of Table 5-1. See Section 5.1.3.

00 = {unused value}

01 = APLL1

10 = APLL2

11 = {unused value}

Register Name: APLLCR1

Register Description: APLL Configuration Register 1

Register Address: 11h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	APLLEN	APLLBYP	DALIGN	_	HSDIV[3:0]				
Default	0	0	0	0	0	0	0	0	

The APLL registers are bank-selected by the APLLSEL register. See section 5.1.3.

**Bit 7: APLL Enable (APLLEN).** This bit enables and disables the APLL. When unused, the APLL should be disabled to reduce power consumption. See section 4.4.2.

0 = Disabled

1 = Enabled

Bit 6: APLL Bypass (APLLBYP). This bit controls an internal bypass mux in the APLL.

0 = Normal APLL operation

1 = APLL bypass: the APLL input signal is routed directly to the APLL output

**Bit 5: Align Output Dividers (DALIGN).** A 0 to 1 transition on this bit causes a simultaneous reset of the medium-speed dividers and the output clock dividers for all output clocks where OCCR3.DALEN=1. After this reset all DALEN=1 output clocks derived from the same APLL will be falling-edge aligned. This bit should be set then cleared once during system startup. Setting this bit during normal system operation can cause phase jumps in the output clock signals.

Bits 3 to 0: APLL High-Speed Divider (HSDIV[3:0]). This bit controls the high-speed divider block in the APLL (see Figure 4-2). See section 4.4.2.

0000 = Divide by 61000 = Divide by 80001 = Divide by 4.51001 = Divide by 9 0010 = Divide by 51010 = Divide by 10 0011 = Divide by 5.51011 = Divide by 11 0100 = Divide by 61100 = Divide by 12 0101 = Divide by 6.51101 = Divide by 13 0110 = Divide by 7 1110 = Divide by 14 0111 = Divide by 7.51111 = Divide by 15



Register Name: APLLCR2

Register Description: APLL Configuration Register 2

Register Address: 12h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	AIDIV[1:0]		EXTSW				APLLMUX[2:0]		
Default	0	0	0	0	0	0	0	0	

The APLL registers are bank-selected by the APLLSEL register. See section 5.1.3.

Bits 7 to 6: APLL Input Divider (AIDIV). This field controls the APLL input divider. See Figure 4-2.

00 = Divide by 1

01 = Divide by 2

10 = Divide by 4

11 = Divide by 8

**Bit 5: APLL External Switching Mode (EXTSW).** This bit enables APLL external reference switching mode. In this mode, if the SS pin is low the APLL input mux is controlled by APLLCR2.APLLMUX. If the the SS pin is high the APLL input mux is controlled by APLLCR2.ALTMUX. See section 4.4.1.

Bits 4 to 3: APLL Alternate Mux Control (ALTMUX[1:0]). When APLLCR2.EXTSW=0 this field is ignored. When APLLCR2.EXTSW=1 and the SS pin is high this field controls the APLL input mux. See section 4.4.1.

00 = IC1 input

01 = IC2 input

10 = Crystal oscillator (XO) block if crystal is connected, otherwise XIN input

11 = IC3 input

Bits 2 to 0: APLL Mux Control (APLLMUX[2:0]). By default this field controls the APLL input mux. See the block diagram on page 1 for the location of this mux. When APLLCR2.EXTSW=1 and the SS pin is high, this field is ignored, and the APLL's clock source is specified by APLLCR2.ALTMUX. See section 4.4.1.

000 = IC1 input

001 = IC2 input

010 = Crystal oscillator (XO) block if crystal is connected, otherwise XIN input

011 = IC3 input

100 to 111 = {unused value}



Register Name: AFBDIV1

Register Description: APLL Feedback Divider Register 1

Register Address: 22h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		AFBD	IV[3:0]		_	_	_	_
Default	0	0	0	0	0	0	0	0

The APLL registers are bank-selected by the APLLSEL register. See section 5.1.3.

**Bits 7 to 4: APLL Feedback Divider Register (AFBDIV[3:0]).** The full 75 bit AFBDIV[74:0] field spans the AFBDIV1 through AFBDIV10 registers. AFBDIV is an unsigned number with 9 integer bits (AFBDIV[74:66]) and up to 66 fractional bits. AFBDIV specifies the fixed-point term of the APLL's fractional feedback divide value. The value AFBDIV=0 is undefined. Unused least significant bits must be written with 0. See section 4.4.2.

Register Name: AFBDIV2

Register Description: APLL Feedback Divider Register 2

Register Address: 23h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		AFBDIV[11:4]							
Default	0	0	0	0	0	0	0	0	

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[11:4]). See the AFBDIV1 register description.

Register Name: AFBDIV3

Register Description: APLL Feedback Divider Register 3

Register Address: 24h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		AFBDIV[19:12]								
Default	0	0	0	0	0	0	0	0		

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[19:12]). See the AFBDIV1 register description.

Register Name: AFBDIV4

Register Description: APLL Feedback Divider Register 4

Register Address: 25h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBDI\	/[27:20]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[27:20]). See the AFBDIV1 register description.

Register Name: AFBDIV5

**Register Description:** APLL Feedback Divider Register 5

Register Address: 26h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBDI\	/[35:28]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[35:28]). See the AFBDIV1 register description.



Register Name: AFBDIV6

Register Description: APLL Feedback Divider Register 6

Register Address: 27h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBDI\	/[43:36]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[43:36]). See the AFBDIV1 register description.

Register Name: AFBDIV7

Register Description: APLL Feedback Divider Register 7

Register Address: 28h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		AFBDIV[51:44]								
Default	0	0	0	0	0	0	0	0		

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[51:44]). See the AFBDIV1 register description.

Register Name: AFBDIV8

Register Description: APLL Feedback Divider Register 8

Register Address: 29h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBDI\	/[59:52]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[59:52]). See the AFBDIV1 register description.

Register Name: AFBDIV9

Register Description: APLL Feedback Divider Register 9

Register Address: 2Ah

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBDI\	/[67:60]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[67:60]). See the AFBDIV1 register description.

Register Name: AFBDIV10

**Register Description:** APLL Feedback Divider Register 10

Register Address: 2Bh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	_		AFBDIV[74:68]							
Default	0	0	0	0	0	0	0	0		

Bits 7 to 0: APLL Feedback Divider Register (AFBDIV[74:68]). See the AFBDIV1 register description.



Register Name: AFBDEN1

Register Description: APLL Feedback Divider Denominator Register 1

Register Address: 2Ch

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBDE	EN[7:0]			
Default	0	0	0	0	0	0	0	1

The APLL registers are bank-selected by the APLLSEL register. See section 5.1.3.

**Bits 7 to 0: APLL Feedback Divider Denominator Register (AFBDEN[7:0]).** The full 32-bit AFBDEN[31:0] field spans AFBDEN1 through AFBDEN4 registers. AFBDEN is an unsigned integer that specifies the denominator of the APLL's fractional feedback divide value. The value AFBDEN=0 is undefined. When AFBBP=0, AFBDEN must be set to 1. See section 4.4.2.

Register Name: AFBDEN2

**Register Description:** APLL Feedback Divider Denominator Register 2

Register Address: 2Dh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		AFBDEN[15:8]								
Default	0	0	0	0	0	0	0	0		

Bits 7 to 0: APLL Feedback Divider Denominator Register (AFBDEN[15:8]). See the AFBDEN1 register description.

Register Name: AFBDEN3

Register Description: APLL Feedback Divider Denominator Register 3

Register Address: 2Eh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBDE	N[23:16]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Denominator Register (AFBDEN[23:16]). See the AFBDEN1 register description.

Register Name: AFBDEN4

Register Description: APLL Feedback Divider Denominator Register 4

Register Address: 2Fh

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		AFBDEN[31:24]								
Default	0	0	0	0	0	0	0	0		

Bits 7 to 0: APLL Feedback Divider Denominator Register (AFBDEN[31:24]). See the AFBDEN1 register description.



Register Name: AFBREM1

Register Description: APLL Feedback Divider Remainder Register 1

Register Address: 30h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBRE	M[7:0]			
Default	0	0	0	0	0	0	0	0

The APLL registers are bank-selected by the APLLSEL register. See section 5.1.3.

**Bits 7 to 0:** APLL Feedback Divider Remainder Register (AFBREM[7:0]). The full 32-bit AFBDEN[31:0] field spans AFBREM1 through AFBREM4 registers. AFBREM is an unsigned integer that specifies the remainder of the APLL's fractional feedback divider value. When AFBBP=0, AFBREM must be set to 0. See section 4.4.2.

Register Name: AFBREM2

Register Description: APLL Feedback Divider Remainder Register 2

Register Address: 31h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBRE	M[15:8]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Remainder Register (AFBREM[15:8]). See the AFBREM1 register description.

Register Name: AFBREM3

**Register Description:** APLL Feedback Divider Remainder Register 3

Register Address: 32h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBRE	M[23:16]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Remainder Register (AFBREM[23:16]). See the AFBREM1 register description.

Register Name: AFBREM4

Register Description: APLL Feedback Divider Remainder Register 4

Register Address: 33h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBRE	M[31:24]			
Default	0	0	0	0	0	0	0	0

Bits 7 to 0: APLL Feedback Divider Remainder Register (AFBREM[31:24]). See the AFBREM1 register description.



Register Name: AFBBP

Register Description: APLL Feedback Divider Truncate Bit Position

Register Address: 34h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				AFBB	P[7:0]			
Default	0	0	0	0	0	0	0	0

The APLL registers are bank-selected by the APLLSEL register. See section 5.1.3.

Bits 7 to 0: APLL Feedback Divider Truncate Bit Position (AFBBP[7:0]). This unsigned integer specifies the number of fractional bits that are valid in the AFBDIV value. There are 66 fractional bits in AFBDIV. The value in this AFBBP field specifies 66 – number\_of\_valid\_AFBDIV\_fractional\_bits. When AFBBP=0 all 66 AFBDIV fractional bits are valid. When AFBBP=42, the most significant 24 AFBDIV fractional bits are valid and the least significant 42 bits must be set to 0. This register field is only used when the feedback divider value is expressed in the form AFBDIV + AFBREM / AFBDEN. AFBBP values greater than 66 are invalid. When AFBBP=0, AFBREM must be set to 0 and AFBDEN must be set to 1. See section 4.4.2.

#### 5.3.4 Output Clock Registers

Register Name: OCSEL

Register Description: Output Clock Select Register

Register Address: 40h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	0	0	0	0		OCSE	L[3:0]	
Default	0	0	0	0	0	0	0	1

Bits 3 to 0: Output Clock Select (OCSEL[2:0]). This field is a bank-select control that specifies the output clock for which registers are mapped into the Output Clock Registers section of Table 5-1. See section 5.1.3.

0000 = {unused value}

0001 = Output clock 1

0010 = Output clock 2

0011 = Output clock 3

0100 = Output clock 4 (MAX24410 only)

0101 = Output clock 5 (MAX24410 only)

0110 = Output clock 6 (MAX24410 only)

0111 = Output clock 7 (MAX24410 only)

1000 = Output clock 8

1001 = Output clock 9 (MAX24410 only)

1010 = Output clock 10

1011 to 1111 = {unused value}



Register Name: OCCR1

Register Description: Output Clock Configuration Register 1

Register Address: 41h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	_				MSDIV[6:0]			
Default	0	0	0	0	0	0	0	0

The output clock registers are bank-selected by the OCSEL register. See section 5.1.3.

**Bits 6 to 0: Medium-Speed Divider Value (MSDIV[6:0]).** This field specifies the setting for the output clock's medium-speed divider. The divisor is MSDIV+1. Note that MSDIV must be set to a value that causes the output clock of the medium-speed divider to be 312.5MHz or less. See section 4.5.2.

Register Name: OCCR2

Register Description: Output Clock Configuration Register 2

Register Address: 42h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	_	_	DRIV	DRIVE[1:0]		OCSF[3:0]				
Default	0	0	0	0	0	0	0	0		

The output clock registers are bank-selected by the OCSEL register. See section 5.1.3.

Bits 5 to 4: CMOS/HSTL Output Drive Strength (DRIVE[1:0]). The CMOS/HSTL output drivers have four equal sections that can be enabled or disabled to achieve four different drive strengths from 1x to 4x. When the output power supply VDDOx is 3.3V or 2.5V, the user should start with 1x and only increase drive strength if the output is highly loaded and signal transition time is unacceptable. When VDDOx is 1.8V or 1.5V the user should start with 4x and only decrease drive strength if the output signal has unacceptable overshoot.

00 = 1x

01 = 2x

10 = 3x

11 = 4x

Bits 3 to 0: Output Clock Signal Format (OCSF[3:0]). See section 4.5.1.

0000 = Disabled (high-impedance, low power mode)

0001 = CML, standard swing ( $V_{OD}=800 \text{mV}_{P-P}$  typical)

0010 = CML, narrow swing ( $V_{OD}=400 \text{mV}_{P-P}$  typical)

0011 = {unused value}

0100 = One CMOS, OCxPOS enabled, OCxNEG high impedance

0101 = Two CMOS, OCxNEG in phase with OCxPOS

0110 = Two CMOS, OCxNEG inverted vs. OCxPOS

0111 = HSTL (Set OCCR2.DRIVE=11 (4x) to meet JESD8-6)



Register Name: OCCR3

**Register Description:** Output Clock Configuration Register 3

Register Address: 43h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		PHAD	J[3:0]		_	POL	_	DALEN
Default	0	0	0	0	0	0	0	0

The output clock registers are bank-selected by the OCSEL register. See section 5.1.3.

Bits 7 to 4: Output Clock Phase Adjustment (PHADJ[3:0]). This field can be used to adjust the phase of output OCxPOS/NEG vs. the phase of the other clock outputs. The adjustment is in units of APLL output clock cycles. For example, if the APLL output frequency is 625MHz then one APLL output clock cycle is 1.6ns, the smallest phase adjustment is 0.8ns, and the adjustment range is ±5.6ns. See section 4.5.3.

0000 = 0 APLL output clock cycles	1000 = -1.0 APLL output clock cycles
0001 = 0.5	1001 = -0.5
0010 = 1.0	1010 = -2.0
0011 = 1.5	1011 = -1.5
0100 = 2.0	1100 = -3.0
0101 = 2.5	1101 = -2.5
0110 = 3.0	1110 = -4.0
0111 = 3.5	1111 = -3.5

**Bit 2: Polarity (POL).** This bit specifies the polarity of the output clock signal. When OCCR2.OCSF configures the output for one of the 2x CMOS modes, POL=1 inverts both CMOS outputs vs. the polarity they have when POL=0. See section 4.5.3.

0 = Normal

1 = Inverted

**Bit 0: Divider Align Enable (DALEN).** This bit enables alignment of the output clock's medium-speed divider and output clock divider when the APLLCR1.DALIGN bit is set to 1. For best results, this signal should be set to 1 for at least 2ms then set back to 0.

0 = Do not align the output clock dividers

1 = Align the output clock dividers



Register Name: OCDIV1

Register Description: Output Clock Divider Register 1

Register Address: 44h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				OCDI	V[7:0]			
Default	0	0	0	0	0	0	0	0

The output clock registers are bank-selected by the OCSEL register. See section 5.1.3.

**Bits 7 to 0: Output Clock Divider (OCDIV[7:0]).** The full 24-bit OCDIV[23:0] field spans this register, OCDIV2 and OCDIV3. OCDIV is an unsigned integer. The frequency of the clock from the medium-speed divider is divided by OCDIV+1 to make the output clock signal. See section 4.5.2.

Register Name: OCDIV2

**Register Description:** Output Clock Divider Register 2

Register Address: 45h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				OCDI\	/[15:8]			
Default	0	0	0	0	0	0	0	0

The output clock registers are bank-selected by the OCSEL register. See section 5.1.3.

Bits 7 to 0: Output Clock Divider (OCDIV[15:8]). See the OCDIV1 register description.

Register Name: OCDIV3

**Register Description:** Output Clock Divider Register 3

Register Address: 46h

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	OCDIV[23:16]							
Default	0	0	0	0	0	0	0	0

The output clock registers are bank-selected by the OCSEL register. See section 5.1.3.

Bits 7 to 0: Output Clock Divider (OCDIV[23:16]). See the OCDIV1 register description.



### 6. JTAG and Boundary Scan


### 6.1 JTAG Description

The device supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. Figure 6-1 shows a block diagram. The device contains the following items, which meet the requirements set by the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture:

Test Access Port (TAP)
TAP Controller
Instruction Register
Bypass Register
Boundary Scan Register
Device Identification Register

The TAP has the necessary interface pins, namely JTCLK, JTRST\_N, JTDI, JTDO, and JTMS. Details on these pins can be found in Table 3-6.

. Details about the boundary scan architecture and the TAP can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.





## 6.2 JTAG TAP Controller State Machine Description

This section discusses the operation of the TAP controller state machine. The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK. Each of the states denoted in Figure 6-2 is described in the following paragraphs.

**Test-Logic-Reset.** Upon device power-up, the TAP controller starts in the Test-Logic-Reset state. The instruction register contains the IDCODE instruction. All system logic on the device operates normally.

**Run-Test-Idle.** Run-Test-Idle is used between scan operations or during specific tests. The instruction register and all test registers remain idle.

**Select-DR-Scan.** All test registers retain their previous state. With JTMS low, a rising edge of JTCLK moves the controller into the Capture-DR state and initiates a scan sequence. JTMS high moves the controller to the Select-IR-SCAN state.

**Capture-DR.** Data can be parallel-loaded into the test register selected by the current instruction. If the instruction does not call for a parallel load or the selected test register does not allow parallel loads, the register remains at its current value. On the rising edge of JTCLK, the controller goes to the Shift-DR state if JTMS is low or to the Exit1-DR state if JTMS is high.

**Shift-DR.** The test register selected by the current instruction is connected between JTDI and JTDO and data is shifted one stage toward the serial output on each rising edge of JTCLK. If a test register selected by the current instruction is not placed in the serial path, it maintains its previous state.

**Exit1-DR.** While in this state, a rising edge on JTCLK with JTMS high puts the controller in the Update-DR state, which terminates the scanning process. A rising edge on JTCLK with JTMS low puts the controller in the Pause-DR state.

**Pause-DR.** Shifting of the test registers is halted while in this state. All test registers selected by the current instruction retain their previous state. The controller remains in this state while JTMS is low. A rising edge on JTCLK with JTMS high puts the controller in the Exit2-DR state.

**Exit2-DR.** While in this state, a rising edge on JTCLK with JTMS high puts the controller in the Update-DR state and terminates the scanning process. A rising edge on JTCLK with JTMS low puts the controller in the Shift-DR state.

**Update-DR.** A falling edge on JTCLK while in the Update-DR state latches the data from the shift register path of the test registers into the data output latches. This prevents changes at the parallel output because of changes in the shift register. A rising edge on JTCLK with JTMS low puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.

**Select-IR-Scan.** All test registers retain their previous state. The instruction register remains unchanged during this state. With JTMS low, a rising edge on JTCLK moves the controller into the Capture-IR state and initiates a scan sequence for the instruction register. JTMS high during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

**Capture-IR.** The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is high on the rising edge of JTCLK, the controller enters the Exit1-IR state. If JTMS is low on the rising edge of JTCLK, the controller enters the Shift-IR state.

**Shift-IR.** In this state, the instruction register's shift register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK toward the serial output. The parallel register and the test registers remain at their previous states. A rising edge on JTCLK with JTMS high moves the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS low keeps the controller in the Shift-IR state, while moving data one stage through the instruction shift register.




**Exit1-IR.** A rising edge on JTCLK with JTMS low puts the controller in the Pause-IR state. If JTMS is high on the rising edge of JTCLK, the controller enters the Update-IR state and terminates the scanning process.

**Pause-IR.** Shifting of the instruction register is halted temporarily. With JTMS high, a rising edge on JTCLK puts the controller in the Exit2-IR state. The controller remains in the Pause-IR state if JTMS is low during a rising edge on JTCLK.

**Exit2-IR.** A rising edge on JTCLK with JTMS high puts the controller in the Update-IR state. The controller loops back to the Shift-IR state if JTMS is low during a rising edge of JTCLK in this state.

**Update-IR.** The instruction shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS low puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.

Figure 6-2. JTAG TAP Controller State Machine





## 6.3 JTAG Instruction Register and Instructions

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register is connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS low shifts data one stage toward the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS high moves the controller to the Update-IR state. The falling edge of that same JTCLK latches the data in the instruction shift register to the instruction parallel output. Table 6-1 shows the instructions supported and their respective operational binary codes.

**Table 6-1. JTAG Instruction Codes** 

INSTRUCTIONS	SELECTED REGISTER	INSTRUCTION CODES
SAMPLE/PRELOAD	Boundary Scan	010
BYPASS	Bypass	111
EXTEST	Boundary Scan	000
CLAMP	Bypass	011
HIGHZ	Bypass	100
IDCODE	Device Identification	001

**SAMPLE/PRELOAD.** SAMPLE/PRELOAD is a mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. First, the digital I/Os of the device can be sampled at the boundary scan register, using the Capture-DR state, without interfering with the device's normal operation. Second, data can be shifted into the boundary scan register through JTDI using the Shift-DR state.

**EXTEST.** EXTEST allows testing of the interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur: (1) Once the EXTEST instruction is enabled through the Update-IR state, the parallel outputs of the digital output pins are driven. (2) The boundary scan register is connected between JTDI and JTDO. (3) The Capture-DR state samples all digital inputs into the boundary scan register.

**BYPASS.** When the BYPASS instruction is latched into the parallel instruction register, JTDI is connected to JTDO through the 1-bit bypass register. This allows data to pass from JTDI to JTDO without affecting the device's normal operation.

**IDCODE.** When the IDCODE instruction is latched into the parallel instruction register, the device identification register is selected. The device ID code is loaded into the device identification register on the rising edge of JTCLK, following entry into the Capture-DR state. Shift-DR can be used to shift the ID code out serially through JTDO. During Test-Logic-Reset, the ID code is forced into the instruction register's parallel output.

**HIGHZ.** All digital outputs are placed into a high-impedance state. The bypass register is connected between JTDI and JTDO.

**CLAMP.** All digital output pins output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs do not change during the CLAMP instruction.



## 6.4 JTAG Test Registers

IEEE 1149.1 requires a minimum of two test registers—the bypass register and the boundary scan register. An optional test register, the identification register, has been included in the device design. It is used with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

**Bypass Register.** This is a single 1-bit shift register used with the BYPASS, CLAMP, and HIGHZ instructions to provide a short path between JTDI and JTDO.

**Boundary Scan Register.** This register contains a shift register path and a latched parallel output for control cells and digital I/O cells. BSDL files are available on the MAX24405/10 page of Microsemi's website.

**Identification Register.** This register contains a 32-bit shift register and a 32-bit latched parallel output. It is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state. The device identification codes for the MAX24405 and MAX24410 are shown in Table 6-2.

Table 6-2, JTAG ID Code

DEVICE	REVISION	DEVICE CODE	MANUFACTURER CODE	REQUIRED
MAX24405	Contact factory	0000 0000 1100 0100	00010100001	1
MAX24410	Contact factory	0000 0000 1100 0101	00010100001	1



### 7. Electrical Characteristics

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin with Respect to V <sub>SS</sub> (except Power Supply Pins)	0.3V to +1.98V
Supply Voltage Range, VDDOx (x=A B C D) with Respect to V <sub>SS</sub>	0.3V to +3.63V
Ambient Operating Temperature Range	40°C to +85°C
Junction Operating Temperature Range	40°C to +125°C
Storage Temperature Range	55°C to +125°C
Soldering Temperature (reflow)	
Lead (Pb) free	+260°C
Containing lead (Pb)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device. Ambient operating temperature range when device is mounted on a four-layer JEDEC test board with no airflow.

**Note 1:** The typical values listed in the tables of Section 7 are not production tested.

**Note 2:** Specifications to -40°C are guaranteed by design and not production tested.

**Table 7-1. Recommended DC Operating Conditions** 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage, Nominal 1.8V	VDD18		1.71	1.8	1.89	V
Supply Voltage, Nominal 3.3V	VDD33		3.135	3.3	3.465	V
Supply Voltage, VDDOx (x=A B C D)	VDDOx		1.425	1.5, 1.8, 2.5, 3.3	3.465	V
Ambient Temperature Range	T <sub>A</sub>		-40		+85	°C
Junction Temperature Range	TJ		-40	•	+125	°C

**Table 7-2. Electrical Characteristics: Supply Currents** 

(1.8V Supplies: 1.8V  $\pm$ 5%; 3.3V Supplies: 3.3V  $\pm$ 5%,  $T_A = -40$ °C to +85°C)(Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP <sup>2</sup>	MAX	UNITS
MAX24405 Total Current, All 1.8V Supply Pins	I <sub>DD18</sub>	Note 1		264	325	mA
MAX24405 Total Current, All 3.3V Supply Pins	I <sub>DD33</sub>	Note 1		247	305	mA
MAX24410 Total Current, All 1.8V Supply Pins	I <sub>DD18</sub>	Note 1		370	455	mA
MAX24410 Total Current, All 3.3V Supply Pins	I <sub>DD33</sub>	Note 1		329	408	mA
1.8V Supply Current Change from Enabling or Disabling APLL2	$\Delta I_{ m DD18APLL}$			50		mA
3.3V Supply Current Change from Enabling or Disabling APLL2	ΔI <sub>DD33APLL</sub>			75		mA
1.8V Supply Current Change from Enabling or Disabling a CML Output, Standard Swing	$\Delta I_{ m DD18CML}$			22		mA
3.3V Supply Current Change from Enabling or Disabling a CML Output, Standard Swing	ΔI <sub>DD33CML</sub>			16		mA
1.8V Supply Current Change from Enabling or Disabling a CML Output, Narrow Swing	$\Delta I_{\text{DD18CMLN}}$			22		mA
3.3V Supply Current Change from Enabling or Disabling a CML Output, Narrow Swing	ΔI <sub>DD33CMLN</sub>			8		mA
VDDO18x Supply Current Change from Enabling or Disabling a Pair of Single-Ended Outputs	$\Delta I_{ m DD18CMOS}$			8		mA
VDDOx Supply Current Change from Enabling or Disabling a Pair of Single-Ended Outputs	ΔI <sub>DD33CMOS</sub>			6		mA
1.8V Supply Current Change from Enabling or Disabling an Input Clock	$\Delta l_{ extsf{DD18IN}}$			6		mA
1.8V Supply Current Change from Enabling or Disabling the Crystal Oscillator	$\Delta I_{ extsf{DD18DFS}}$			4		mA



Note 1: Max I<sub>DD</sub> measurements made with all blocks enabled, 750MHz signals on both inputs, and all outputs enabled as CML outputs driving 750MHz signals.

Note 2: Typical values measured at 1.80V and 3.30V supply voltages and 25°C ambient temperature.

Note 3: Limits are 100% production tested at Ta = +25C and/or Ta = +85C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.

Table 7-3. Electrical Characteristics: Non-Clock CMOS/TTL Pins

(1.8V Supplies: 1.8V  $\pm$ 5%; 3.3V Supplies: 3.3V  $\pm$ 5%,  $T_A = -40$ °C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2.0			V
Input Low Voltage	V <sub>IL</sub>				0.8	V
Input Leakage	I <sub>IL</sub>	Note 1	-10		10	μΑ
Input Leakage, Pins with Internal Pullup Resistor (50kΩ typ)	I <sub>ILPU</sub>	Note 1	-85		10	μΑ
Input Leakage, Pins with Internal Pulldown Resistor (50kΩ typ)	I <sub>ILPD</sub>	Note 1	-10		85	μΑ
Output Leakage (when High Impedance)	I <sub>LO</sub>	Note 1	-10		10	μΑ
Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> = -4.0mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = 4.0mA			0.4	V
Input Capacitance	C <sub>IN</sub>			3		pF

Note 1:  $0V < V_{IN} < VDD33$  for all other digital inputs.



**Table 7-4. Electrical Characteristics: Clock Inputs** 

(1.8V Supplies: 1.8V  $\pm$ 5%; 3.3V Supplies: 3.3V  $\pm$ 5%,  $T_A = -40$ °C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Tolerance (ICPOS or ICNEG, Single-Ended)	V <sub>TOL</sub>	Note 1	0		VDD33	V
Input Voltage Range, (ICPOS or ICNEG, Single-Ended)	V <sub>IN</sub>	V <sub>ID</sub>   = 100mV	0		2.4	V
Input Bias Voltage	V <sub>CMI</sub>	Note 2		1.2		V
Input Differential Voltage	V <sub>ID</sub>	Note 3	0.1		1.4	V
Input Frequency to APLL Mux	f <sub>I</sub>	Differential	9.72		750	MHz
Input Frequency to APLL Mux	fı	Single-Ended	9.72		160	MHz
Minimum Input Clock High, Low Time	t <sub>H</sub> , t <sub>L</sub>			smaller of 3ns or 0.3 x 1/ f <sub>I</sub>		ns
Differential Input Capacitance	C <sub>ID</sub>			1.5		pF

Note 1: The device can tolerate voltages as specified in V<sub>TOL</sub> w.r.t. VSS on its ICxPOS and ICxNEG pins without being damaged.

For differential input signals, proper operation of the input circuitry is only guaranteed when the other specifications in this table, including  $V_{\text{IN}}$ , are met.

For single-ended signals, the input circuitry accepts signals that meet the  $V_{IH}$  and  $V_{IL}$  specifications in Table 7-3 above (but with  $V_{IH}$  max of VDD33).

Note 2: See internal resistors in Figure 7-1. Other common mode voltages can be set using external resistors.

Note 3: V<sub>ID</sub>=V<sub>ICPOS</sub> - V<sub>ICNEG</sub>

**Note 4:** The differential inputs can easily be interfaced to LVDS, LVPECL, and CML outputs on neighboring ICs using a few external passive components. See Figure 7-1 and <a href="App Note HFAN-1.0">App Note HFAN-1.0</a> for details.

Figure 7-1. Recommended External Components for Interfacing to Differential Inputs






Table 7-5. Electrical Characteristics: CML Clock Outputs

(1.8V Supplies: 1.8V  $\pm$ 5%; 3.3V Supplies: 3.3V  $\pm$ 5%, VDDOx = 3.3V $\pm$ 5% (x=A|B|C|D); T<sub>A</sub> = -40°C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	f <sub>OCML</sub>		<1Hz <sup>2</sup>		750	MHz
Output High Voltage (OCPOS or OCNEG, Singled-Ended)	V <sub>OH,S</sub>			VDDOx - 0.2		V
Output Low Voltage (OCPOS or OCNEG, Singled-Ended)	$V_{OL,S}$	Standard Swing		VDDOx – 0.6		V
Output Common Mode Voltage	V <sub>CM,S</sub>	(OCCR2.OCSF=1), AC coupled to		VDDOx – 0.4		V
Differential Output Voltage	V <sub>OD,S</sub>	50Ω termination	320	400	500	mV
Differential Output Voltage Peak-to-Peak	V <sub>OD,S,PP</sub>		640	800	1000	$mV_{P-P}$
Output High Voltage (OCPOS or OCNEG, Singled-Ended)	V <sub>OH,N</sub>			VDDOx – 0.1		V
Output Low Voltage (OCPOS or OCNEG, Singled-Ended)	$V_{OL,N}$	Narrow Swing (half the power)		VDDOx – 0.3		V
Output Common Mode Voltage	V <sub>CM,N</sub>	(OCCR2.OCSF=2), AC coupled to		VDDOx – 0.2		V
Differential Output Voltage	$ V_{OD,N} $	50Ω termination	160	200	250	mV
Differential Output Voltage Peak-to-Peak	V <sub>OD,N,PP</sub>		320	400	500	$mV_{P-P}$
Difference in Magnitude of Differential Voltage for Complementary States	V <sub>DOS</sub>				50	mV
Output Rise/Fall Time	t <sub>R</sub> , t <sub>F</sub>	20%-80%		150		ps
Output Duty Cycle		Notes 2	45	50	55	%
Output Duty Cycle		Notes 3	40		60	%
Output Impedance	R <sub>OUT</sub>	Single Ended, to VDDOx		50		Ω
Mismatch in a pair	$\Delta R_{OUT}$			·	10	%

The differential CML outputs can easily be interfaced to LVDS, LVPECL, and CML outputs on neighboring ICs using a few external passive components. See Figure 7-2 and <a href="App Note HFAN-1.0">App Note HFAN-1.0</a> for details. For all HSDIV, MSDIV and OCDIV combinations other than those specified in Note 3. Note 1:

Note 2:

Note 3: For the case when APLLCR1.HSDIV specifies a half divide and OCCR1.MSDIV=0 and OCDIV=0.






Figure 7-2. Recommended External Components for Interfacing to CML Outputs




Table 7-6. Electrical Characteristics: CMOS and HSTL (Class I) Clock Outputs

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	f <sub>OCML</sub>		<<1Hz <sup>1</sup>		160	MHz
Output High Voltage	V <sub>OH</sub>	Notes 3, 4	VDDOx -0.4		VDDOx	V
Output Low Voltage	V <sub>OL</sub>	Notes 3, 4	0		0.4	V
Output Rise/Fall Time, VDDOx=1.8V, OCCR2.DRIVE=4x	t <sub>R</sub> , t <sub>F</sub>	2pF load		0.4		ns
Output Rise/Fall Time, VDDOx=1.8V, OCCR2.DRIVE=4x	t <sub>R</sub> , t <sub>F</sub>	15pF load		1.2		ns
Output Rise/Fall Time, VDDOx=3.3V, OCCR2.DRIVE=1x	t <sub>R</sub> , t <sub>F</sub>	2pF load		0.7		ns
Output Rise/Fall Time, VDDOx=3.3V, OCCR2.DRIVE=1x	t <sub>R</sub> , t <sub>F</sub>	15pF load		2.2		ns
Output Duty-Cycle			45	50	55	%
Output Current When Output Disabled		OCCR2.OCSF=0		10		μА

Note 1: Guaranteed by design.

Note 2: Measured with a series resistor of 33Ω and a 10pF load capacitance unless otherwise specified.

**Note 3:** For HSTL Class I,  $V_{OH}$  and  $V_{OL}$  apply for both unterminated loads and for symmetrically terminated loads, i.e.  $50\Omega$  to VDDOx/2.


Note 4: For VDDOx=3.3V and OCCR2.DRIVE=1x, I<sub>0</sub>=4mA. For VDDOx=1.5V and OCCR2.DRIVE=4x, I<sub>0</sub>=8mA.



### **Interfacing to HCSL Components**

Outputs in HSTL mode with VDDOx=1.5V or VDDOx=1.8V can provide an HCSL signal ( $V_{OH}$  typ. 0.75V) to a neighboring component when configured as shown in Figure 7-3 below. For VDDOx=1.5V the value of  $R_S$  should be set to  $30\Omega$  and OCCR2.DRIVE should be set to 4x. For VDDOx=1.8V the value of  $R_S$  should be set to  $20\Omega$  and OCCR2.DRIVE should be set to 2x.

Figure 7-3. Recommended Configuration for Interfacing to HCSL Components



### Table 7-7. Electrical Characteristics: Clock Output Timing

(1.8V Supplies: 1.8V  $\pm$ 5%; 3.3V Supplies: 3.3V  $\pm$ 5%,  $T_A = -40$ °C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
APLL VCO Frequency Range	f <sub>VCO</sub>		3715		4180	MHz
APLL Phase-Frequency Detector Compare Frequency	t <sub>PFD</sub>		9.72		102.4	MHz

#### **Table 7-8. Electrical Characteristics: Jitter Specifications**

(1.8V Supplies: 1.8V  $\pm$ 5%; 3.3V Supplies: 3.3V  $\pm$ 5%,  $T_A = -40$ °C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Jitter, 622.08MHz		Notes 1, 3		0.19	0.35	ps RMS
Jitter Transfer Bandwidth		Note 2		400		kHz

Note 1: Jitter calculated from integrated phase noise from 12kHz to 20MHz.

Note 2: APLL bandwidth and damping factor can be field configured over a limited range. Contact the factory for details.

Note 3: Tested with 77.76MHz from production tester, 3732.48MHz VCO frequency.

Table 7-9. Electrical Characteristics: Typical Output Jitter Performance

APLL Locked to External 78.12	5MHz XO (Vectron \	/CC1-1540-78M12500)				
APLL1 Output Frequency	Output Jitter ps RMS	APLL2 Output Frequency	Output Jitter ps RMS			
625MHz	0.18					
156.25MHz	0.23					
125MHz	0.27					
25MHz CMOS	0.34					
622.08MHz	0.28	APLL2 Disabled				
155.52MHz	0.35	APLLZ Disabled				
622.08MHz * 255/237	0.30					
155.52MHz * 255/237	0.36					
614.4MHz	0.29					
153.6MHz	0.33					
625MHz	0.19	622.08MHz	0.27			
156.25MHz	0.24	155.52MHz	0.38			
156.25MHz	0.23	156.25MHz * 66/64	0.38			

**Note**: All signals in Table 7-9 are differential unless otherwise stated. Jitter is integrated 12kHz to 5MHz for 25MHz output frequency and 12kHz to 20MHz for all other output frequencies.



# Table 7-10. Electrical Characteristics: Typical Input-to-Output Clock Delay (1.8V Supplies: 1.8V $\pm$ 5%; 3.3V Supplies: 3.3V $\pm$ 5%, $T_A = -40^{\circ}$ C to +85°C)

MODE	DELAY, INPUT CLOCK EDGE TO OUTPUT CLOCK EDGE
All Modes	non-deterministic but constant as long as the APLL remains locked and alignment is not changed by the APLLCR1.DALIGN and OCCR3.DALEN bits.

# Table 7-11. Electrical Characteristics: Typical Output-to-Output Clock Delay $(1.8V \text{ Supplies: } 1.8V \pm 5\%; 3.3V \text{ Supplies: } 3.3V \pm 5\%, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

MODE	DELAY, OUTPUT CLOCK EDGE TO OUTPUT CLOCK EDGE
	<100ps
All Modes	Requires use of APLLCR1.DALIGN and OCCR3.DALEN bits. See the register field descriptions for details.



Table 7-12. Electrical Characteristics: SPI Interface Timing

(1.8V Supplies: 1.8V  $\pm 5\%$ ; 3.3V Supplies: 3.3V  $\pm 5\%$ ,  $T_A = -40$ °C to +85°C) (See Figure 7-4.)

PARAMETER (Note 1, 2)	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	f <sub>BUS</sub>				4	MHz
SCLK Cycle Time	t <sub>CYC</sub>		250			ns
CS_N Setup to First SCLK Edge	t <sub>suc</sub>		125			ns
CS_N Hold Time After Last SCLK Edge	t <sub>HDC</sub>		125			ns
SCLK High Time	t <sub>CLKH</sub>		100			ns
SCLK Low Time	t <sub>CLKL</sub>		100			ns
SDI Data Setup Time	t <sub>SUI</sub>		30			ns
SDI Data Hold Time	t <sub>HDI</sub>		40			ns
SDO Enable Time (High-Impedance to Output Active)	t <sub>EN</sub>		0			ns
SDO Disable Time (Output Active to High- Impedance)	t <sub>DIS</sub>				25	ns
SDO Data Valid Time	t <sub>DV</sub>				100	ns
SDO Data Hold Time After Update SCLK Edge	t <sub>HDO</sub>		5			ns

Note 1: All timing is specified with 100pF load on all SPI pins.

Note 2: All parameters in this table are guaranteed by design.

Figure 7-4. SPI Interface Timing Diagram




Table 7-13. Electrical Characteristics: External EEPROM SPI Interface Timing

(1.8V Supplies: 1.8V  $\pm 5\%$ ; 3.3V Supplies: 3.3V  $\pm 5\%$ ,  $T_A = -40$ °C to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS_N to ECS_N propagation delay	t <sub>PD_CS</sub>		6	9	15	ns
SCLK to ESCLK propagation delay	t <sub>PD_SCLK</sub>		6	9	15	ns
SDI to ESDI propagation delay	t <sub>PD_SDI</sub>		2	3.5	6	ns
ESDO to SDO propagation delay	t <sub>PD_SDO</sub>		2	3.5	6	ns

Note 1: All parameters in this table are guaranteed by design.




Table 7-14. Electrical Characteristics: JTAG Interface Timing (1.8V Supplies:  $1.8V \pm 5\%$ ;  $3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) (See Figure 7-5.)

PARAMETER (Note 1)	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
JTCLK Clock Frequency	f <sub>JTAG</sub>				15.625	MHz
JTCLK Clock Period	t1		64			ns
JTCLK Clock High/Low Time	t2/t3	Note 2	32			ns
JTCLK to JTDI, JTMS Setup Time	t4		16			ns
JTCLK to JTDI, JTMS Hold Time	t5		16			ns
JTCLK to JTDO Delay	t6		2		16	ns
JTCLK to JTDO High-Impedance Delay	t7		2		16	ns
JTRST_N Width Low Time	t8		100			ns

All parameters in this table are guaranteed by design. Note 1:

Note 2: Clock can be stopped high or low.

Figure 7-5. JTAG Timing Diagram





# 8. Pin Assignments

# 8.1 MAX24405 Pin Asssignment

Table 8-1 below lists pin assignments sorted in alphabetical order by pin name. Figure 8-1 shows pin assignments arranged by pin number.

Table 8-1. MAX24405 Pin Assignments Sorted by Signal Name

PIN NAME	PIN NUMBERS
CS_N	B7
ECS_N	C3
ESCLK	A4
ESDI	B4
ESDO	C4
GPIO1	A8
GPIO2	B8
GPIO3	A2
GPIO4	B2
IC1NEG	B9
IC1POS	A9
IC2NEG	B1
IC2POS	A1
IC3NEG	B3
IC3POS	A3
JTCLK	B5
JTDI	C5
JTDO	B6
JTMS	C7
JTRST_N	C6
OC1NEG	E8
OC1POS	E9
OC2NEG	F8
OC2POS	F9
OC3NEG	H9
OC3POS	J9
OC8NEG	H1
OC8POS	J1
OC10NEG	E2
OC10POS	E1
RST_N	C8
SCLK	A6
SDI	A7

PIN NAME	PIN NUMBERS
SDO	A5
TEST	C2
VDD_18	D6
VDD_33	D7
VDD_APLL1_18	E6
VDD_APLL1_33	E7
VDD_APLL2_18	E4
VDD_APLL2_33	E3
VDD_DIG_18	D4, E5
VDD_OC_18	G3
VDD_XO_18	G5
VDD_XO_33	G6
VDDO18A	C9
VDDO18B	H6
VDDO18C	H4
VDDO18D	C1
VDDOA	D8
VDDOB	G8
VDDOC	G2
VDDOD	D2
VSS_APLL1	F6, F7
VSS_APLL2	F3, F4
VSS_DIG	D5, F5
VSS_OC	G4
VSS_XO	G7
VSSOA	D9
VSSOB	G9, J6
VSSOC	G1, J4
VSSOD	D1
VSUB	D3
XIN	H5
XOUT	J5
N.C.	F1, F2, H2, H3, H7, H8, J2, J3, J7, J8



Figure 8-1. MAX24405 Pin Assignment Diagram

	1	2	3	4	5	6	7	8	9
Α	IC2POS	GPIO3	IC3POS	ESCLK	SDO	SCLK	SDI	GPIO1	IC1POS
В	IC2NEG	GPIO4	IC3NEG	ESDI	JTCLK	JTDO	CS_N	GPIO2	IC1NEG
С	VDDO18D	TEST	ECS_N	ESDO	JTDI	JTRST_N	JTMS	RST_N	VDDO18A
D	VSSOD	VDDOD	VSUB	VDD_DIG_18	VSS_DIG	VDD_18	VDD_33	VDDOA	VSSOA
Е	OC10POS	OC10NEG	VDD_APLL2 _33	VDD_APLL2 _18	VDD_DIG_18	VDD_APLL1 _18	VDD_APLL1 _33	OC1NEG	OC1POS
F	N.C.	N.C.	VSS_APLL2	VSS_APLL2	VSS_DIG	VSS_APLL1	VSS_APLL1	OC2NEG	OC2POS
G	VSSOC	VDDOC	VDD_OC_18	VSS_OC	VDD_XO_18	VDD_XO_33	VSS_XO	VDDOB	VSSOB
н	OC8NEG	N.C.	N.C.	VDDO18C	XIN	VDDO18B	N.C.	N.C.	OC3NEG
J	OC8POS	N.C.	N.C.	VSSOC	XOUT	VSSOB	N.C.	N.C.	OC3POS



Output VSS

Crystal I/O



# 8.2 MAX24410 Pin Asssignment

Table 8-2 below lists pin assignments sorted in alphabetical order by pin name. Figure 8-2 shows pin assignments arranged by pin number.

Table 8-2. MAX24410 Pin Assignments Sorted by Signal Name

PIN NAME	PIN NUMBERS
CS_N	B7
ECS_N	C3
ESCLK	A4
ESDI	B4
ESDO	C4
GPIO1	A8
GPIO2	B8
GPIO2	A2
GPIO4	B2
IC1NEG	B9
IC1POS	A9
IC2NEG	B1
IC2POS	A1
IC3NEG	B3
IC3POS	A3
JTCLK	B5
JTDI	C5
JTDO	B6
JTMS	C7
JTRST_N	C6
OC1NEG	E8
OC1POS	E9
OC2NEG	F8
OC2POS	F9
OC3NEG	H9
OC3POS	J9
OC4NEG	H8
OC4POS	J8
OC5NEG	H7
OC5POS	J7
OC6NEG	H3
OC6POS	J3
OC7NEG	H2
OC7POS	J2
OC8NEG	H1
OC8POS	J1
OC9NEG	F2
OC9POS	F1

PIN NAME	PIN NUMBERS
OC10NEG	E2
OC10POS	E1
RST_N	C8
SCLK	A6
SDI	A7
SDO	A5
TEST	C2
VDD_18	D6
VDD_33	D7
VDD_APLL1_18	E6
VDD_APLL1_33	E7
VDD_APLL2_18	E4
VDD_APLL2_33	E3
VDD_DIG_18	D4, E5
VDD_OC_18	G3
VDD_XO_18	G5
VDD_XO_33	G6
VDDO18A	C9
VDDO18B	H6
VDDO18C	H4
VDDO18D	C1
VDDOA	D8
VDDOB	G8
VDDOC	G2
VDDOD	D2
VSS_APLL1	F6, F7
VSS_APLL2	F3, F4
VSS_DIG	D5, F5
VSS_OC	G4
VSS_XO	G7
VSSOA	D9
VSSOB	G9, J6
VSSOC	G1, J4
VSSOD	D1
VSUB	D3
XIN	H5
XOUT	J5
N.C.	none



Figure 8-2. MAX24410 Pin Assignment Diagram

	1	2	3	4	5	6	7	8	9
Α	IC2POS	GPIO3	IC3POS	ESCLK	SDO	SCLK	SDI	GPIO1	IC1POS
В	IC2NEG	GPIO4	IC3NEG	ESDI	JTCLK	JTDO	CS_N	GPIO2	IC1NEG
С	VDDO18D	TEST	ECS_N	ESDO	JTDI	JTRST_N	JTMS	RST_N	VDDO18A
D	VSSOD	VDDOD	VSUB	VDD_DIG_18	VSS_DIG	VDD_18	VDD_33	VDDOA	VSSOA
E	OC10POS	OC10NEG	VDD_APLL2 _33	VDD_APLL2 _18	VDD_DIG_18	VDD_APLL1 _18	VDD_APLL1 _33	OC1NEG	OC1POS
F	OC9POS	OC9NEG	VSS_APLL2	VSS_APLL2	VSS_DIG	VSS_APLL1	VSS_APLL1	OC2NEG	OC2POS
G	VSSOC	VDDOC	VDD_OC_18	VSS_OC	VDD_XO_18	VDD_XO_33	VSS_XO	VDDOB	VSSOB
н	OC8NEG	OC7NEG	OC6NEG	VDDO18C	XIN	VDDO18B	OC5NEG	OC4NEG	OC3NEG
J	OC8POS	OC7POS	OC6POS	VSSOC	XOUT	VSSOB	OC5POS	OC4POS	OC3POS

Differential I/O (up to 750MHz)
Low-Speed Digital I/O (≤10MHz)
VDD 3.3V
VDD 1.8V
VSS
APLL or XO VDD 3.3V

APLL or XO VDD 1.8V APLL or XO VSS Output VDD 1.5-3.3V

Output VDD 1.8V

Output VSS Crystal I/O



# 9. Package and Thermal Information

For the latest package outline information and land patterns contact Microsemi timing products technical support.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN
81 CSBGA	X8100M+4	<u>21-0360</u>	See IPC-7351

# 9.1 Package Top Mark Format

Figure 9-1. Device Top Mark




Table 9-1. Package Top Mark Legend

Line	Characters	Description	
1	MAX24405EXG or	Part Number	
	MAX24410EXG		
2	F	Fab Code	
2	R	Product Revision Code	
2	e1	Denotes Pb-Free Package	
3	YY	Last Two Digits of the Year of Encapsulation	
3	WW	Work Week of Assembly	
3	А	Assembly Location Code	
3	ZZ	Assembly Lot Sequence Code	



## 9.2 Thermal Specifications

**Table 9-2. CSBGA Package Thermal Properties** 

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Minimum Ambient Temperature	T <sub>A</sub>		-40	°C
Maximum Ambient Temperature	T <sub>A</sub>		85	°C
Minimum Junction Temperature	$T_J$		-40	°C
Maximum Junction Temperature	TJ		125	°C
Junction to Ambient Thermal Resistance	$\theta_{JA}$	still air,	24.9	°C/W
(Note 1)		1m/s airflow	22.7	
(Note 1)		2m/s airflow	21.9	
Junction to Board Thermal Resistance	$ heta_{\sf JB}$		14.1	°C/W
Junction to Case Thermal Resistance	$\theta_{\sf JC}$		4.1	°C/W
Junction to Ton Contor Thormal	$\Psi_{JT}$	still air,	0.3	°C/W
Junction to Top-Center Thermal Characterization Parameter		1m/s airflow	0.4	
Characterization Farameter		2m/s airflow	0.4	

Note 1: Theta-JA  $(\theta_{JA})$  is the junction to ambient thermal resistance when the package is mounted on a six-layer JEDEC standard test board and dissipating maximum power.

If the maximum ambient temperature seen by the device in the application is greater than 70°C then care must be taken to keep the device's junction temperature below the 125°C max specification. In this case CML outputs should be configured for half-swing mode whenever possible, and air flow may be required, depending on which blocks in the device are enabled in the application. Microsemi offers the MAX24xxx Power and Thermal Calculator spreadsheet to calculate typical and worst-case power consumption and device junction temperature. Contact Microsemi applications support to request this spreadsheet.



# 10. Acronyms and Abbreviations

APLL analog phase locked loop

CML current mode logic

EEC Ethernet equipment clock

GbE gigabit Ethernet I/O input/output

LVDS low-voltage differential signal

LVPECL low-voltage positive emitter-coupled logic

PFD phase/frequency detector

PLL phase locked loop
ppb parts per billion
ppm parts per million
pk-pk peak-to-peak
RMS root-mean-square

RO read-only R/W read/write

SDH synchronous digital hierarchy

SEC SDH equipment clock

SONET synchronous optical network STM synchronous transport module

TCXO temperature-compensated crystal oscillator

UI unit interval

UI<sub>PP</sub> or UI<sub>P-P</sub> unit interval, peak to peak

XO crystal oscillator



# 11. Data Sheet Revision History

REVISION DATE	DESCRIPTION			
2012-05	Initial Release			
2012-06	Updated page 1 and section 2.1 statements about output jitter to say 0.35-0.5ps RMS typical.			
2012-07	Corrected several typos (no effect on electrical specs or behavior).			
2012-08	Change Note 1 below Figure 4-1 to discuss final R1 and R2 values.			
2012-06	Changed Table 7-7 to show final VCO range rather than rev A1 VCO range.			
2012-11	Updated Table 9-2 to latest $\theta_{JA}$ numbers and added $\theta_{JB}$ , $\theta_{JC}$ , and $\psi_{JT}$ numbers.			
	On page 1 and in section 2.1, reduced jitter numbers from "0.35 to 0.5ps and as low as 0.24ps" to "typically 0.18 to 0.3ps RMS for an integer multiply and 0.25 to 0.4ps RMS for a fractional multiply"			
	In section 2.3, deleted "Internal compensation for local oscillator frequency error" bullet.			
	In section Table 7-8 changed typical APLL jitter transfer bandwidth from 200kHz to 400kHz.			
2013-02	In Table 7-7 changed VCO range from 3700MHz min, 4200MHz max to 3715MHz min, 4180MHz max.			
	In Table 7-8, changed output jitter max from 0.5 to 0.35 ps RMS and changed VCO frequency in Note 3 from 4043.52MHz to 3732.48MHz.			
	In Table 7-9 revised all numbers lower and specified XO used for rev B jitter measurement.			
	Added 49.152MHz to Note 1 of Table 4-1.			
2013-05	In section 9 replaced the land pattern hyperlink with the recommendation to see IPC-7351.			
2013-08	In section 2.2 added bullet about PCIe compliant output clocks.			
2013-00	In Table 7-9 heading, corrected typo: 50MHz to 78.125MHz.			
	In the JTRST_N pin description in Table 3-6 specified that JTRST_N should be held low during device power-up.			
2014-08	Changed title to Any-to-Any.			
	In Table 7-5 changed differential output voltage symbols (regular and peak-to-peak) to have abosolute value bars and added definition figure below the table.			
2014-10	In Table 7-6 corrected typo: changed VCCOx to VDDOx.			
2014-10	Added section 9.1 to document package top mark.			
	Above Table 7-7 in the <i>Interfacing to HCSL Components</i> paragraph, added component values and settings for VDDOx=1.8V.			
2015-06	In Table 7-5 deleted the max rise/fall time number. This was erroneously left in this data sheet but should not have been there from first data sheet release as is the case in other MAX24xxx family data sheets.			
2016-11	In Table 7-14 updated JTAG interface timing from 1MHz to 15.625MHz.			



Microsemi Corporate Headquarters One Enterprise Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

©2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any endproducts. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.