#### MAX16033-MAX16040

# Low-Power Battery-Backup Circuits in Small µDFN Packages

#### **Absolute Maximum Ratings**

Terminal Voltages (with respect to GND)	
V <sub>CC</sub> , BATT, OUT	0.3V to +6V
RESET (open drain), PFO (open drain)	
RESET (push-pull), PFO (push-pull), BATTO	ON, RESETIN, WDI
MR, CEIN, CEOUT, PFI0.3	3V to (V <sub>OUT</sub> + 0.3V)
Input Current	
V <sub>CC</sub> Peak	1A
V <sub>CC</sub> Continuous	250mA
BATT Peak	250mA
BATT Continuous	40mA
GND	75mA

Output Current	
OUTShort-Circuit Protect	ted for up to 5s
RESET, BATTON	20mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
8-Pin µDFN (derate 4.8mW/°C above +70°C).	380.6mW
10-Pin μDFN (derate 5mW/°C above +70°C)	402.8mW
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

 $(V_{CC} = 2.25V \text{ to } 5.5V, V_{BATT} = 3V, \overline{RESET} \text{ not asserted, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C, for MAX16039PLA31+T, } T_A = -55^{\circ}\text{C to } +85^{\circ}\text{C, unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C.}$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>CC</sub> , V <sub>BATT</sub>	No load (Note 2)		0		5.5	V
		No load, V <sub>CC</sub> > V <sub>TH</sub>	V <sub>CC</sub> = 2.8V		13	30	
Supply Current	Icc		V <sub>CC</sub> = 3.6V		16	35	μA
			V <sub>CC</sub> = 5.5V		22	50	
			T <sub>A</sub> = +25°C			1	
Supply Current in Battery		V <sub>BATT</sub> = 2.8V,	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			2	
Backup Mode		V <sub>CC</sub> = 0V, excluding I <sub>OUT</sub>	T <sub>A</sub> = -55°C (MAX16039PLA31+T only)			10	μА
	I <sub>BATT</sub>	(V <sub>BATT</sub> + 0.2V) < V <sub>CC</sub> < 5.5V	T <sub>A</sub> = +25°C	-0.1		+0.02	μА
BATT Standby Current (Note 3)			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.3		+0.02	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			+0.06	
		V <sub>CC</sub> = 4.75V, V <sub>CC</sub> > V	<sub>TH</sub> , I <sub>OUT</sub> = 150mA			3.1	
V <sub>CC</sub> to OUT On-Resistance	R <sub>ON</sub>	$V_{CC} = 3.15V, V_{CC} > V$	TH, I <sub>OUT</sub> = 65mA			3.7	Ω
		$V_{CC}$ = 2.5V, $V_{CC}$ > $V_{T}$	<sub>H</sub> , I <sub>OUT</sub> = 25mA			4.6	
		V <sub>BATT</sub> = 4.50V, V <sub>CC</sub> = 0V, I <sub>OUT</sub> = 20mA		V <sub>BATT</sub> - 0	.2		
Output Voltage in Battery Backup Mode	V <sub>OUT</sub>	V <sub>BATT</sub> = 3.15V, V <sub>CC</sub> = 0V, I <sub>OUT</sub> = 10mA		V <sub>BATT</sub> - 0	.15		V
		V <sub>BATT</sub> = 2.5V, V <sub>CC</sub> = 0V, I <sub>OUT</sub> = 5mA		V <sub>BATT</sub> - 0	.15		
Pattory Switchover Threshold	V	V <sub>CC</sub> - V <sub>BATT</sub> ,	V <sub>CC</sub> rising		0		mV
Battery-Switchover Threshold	V <sub>SW</sub>	V <sub>CC</sub> < V <sub>TH</sub>	V <sub>CC</sub> falling		-40		IIIV

## **Electrical Characteristics (continued)**

 $(V_{CC}$  = 2.25V to 5.5V,  $V_{BATT}$  = 3V,  $\overline{RESET}$  not asserted,  $T_A$  = -40°C to +85°C, for MAX16039PLA31+T,  $T_A$  = -55°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
RESET OUTPUT							
		MAX160L_	46	4.50	4.63	4.75	
		MAX160L_44		4.25	4.38	4.50	.,
Deast Threehold	\ \ \\	MAX160L_31		3.00	3.08	3.15	
Reset Threshold	V <sub>TH</sub>	MAX160L_:	29	2.85	2.93	3.00	V
		MAX160L_:	26	2.55	2.63	2.70	
		MAX160L_:	23	2.25	2.32	2.38	
V <sub>CC</sub> Falling Reset Delay		V <sub>CC</sub> falling at 10	V/ms		25		μs
Reset Active Timeout Period	t <sub>RP</sub>			140		280	ms
RESET Output Low Voltage	V	RESET asserted	I <sub>SINK</sub> = 1.6mA, V <sub>CC</sub> ≥ 2.1V			0.3	V
RESET Output Low Voltage	V <sub>OL</sub>	RESET asserted	I <sub>SINK</sub> = 100μA, V <sub>CC</sub> ≥ 1.2V			0.4	V
RESET Output High Voltage	V <sub>OH</sub>		y (push-pull), RESET not CE = 500µA, V <sub>CC</sub> ≥ V <sub>TH(MAX)</sub>	0.8 x V <sub>CC</sub>			V
RESET Output Leakage Current	I <sub>LKG</sub>	MAX160P on	ly (open drain), not asserted			1	μA
POWER-FAIL COMPARATOR							
PFI Input Threshold	V <sub>PFI</sub>	V <sub>PFI</sub> falling		1.185	1.235	1.285	V
PFI Hysteresis					1		%
PFI Input Current		V <sub>PFI</sub> = 0V or V <sub>C</sub>	 C	-100		+100	nA
<del>DEO</del> O + ++ - \	,,		V <sub>CC</sub> ≥ 2.1V, I <sub>SINK</sub> = 1.6mA			0.3	.,
PFO Output Low Voltage	V <sub>OL</sub>	Output asserted	V <sub>CC</sub> ≥ 1.2V, I <sub>SINK</sub> = 100µA			0.4	V
PFO Output High Voltage	V <sub>OH</sub>	MAX160L onl V <sub>TH(MAX)</sub> , I <sub>SOUR</sub> asserted	y (push-pull), V <sub>CC</sub> ≥ RCE = 500μA, output not	0.8 x V <sub>CC</sub>			V
PFO Leakage Current		MAX160P on not asserted	ly (open drain), V <sub>PFO</sub> = 5.5V,			1	μА
PFO Delay Time		V <sub>PFI</sub> + 100mV to	V <sub>PFI</sub> - 100mV		4		μs
MANUAL RESET (MAX16033/	MAX16037)	•					
VIL					0	.3 x V <sub>CC</sub>	V
MR Input Voltage	V <sub>IH</sub>			0.7 x V <sub>C</sub>	C		\ \ \
Pullup Resistance to V <sub>CC</sub>				20		165	kΩ
Minimum Pulse Width				1			μs
Glitch Immunity		V <sub>CC</sub> = 3.3V			100		ns
MR to Reset Delay					120		ns

#### **Electrical Characteristics (continued)**

 $(V_{CC}$  = 2.25V to 5.5V,  $V_{BATT}$  = 3V,  $\overline{RESET}$  not asserted,  $T_A$  = -40°C to +85°C, for MAX16039PLA31+T,  $T_A$  = -55°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
WATCHDOG (MAX16034/MAX1	6038)							
Watchdog Timeout Period	t <sub>WD</sub>				1.65	2.25	s	
Minimum WDI Input Pulse Width	t <sub>WDI</sub>	(Note 4)		100			ns	
WDI Input Voltage	$V_{IL}$				(	).3 x V <sub>CC</sub>	V	
WDI Input Voltage V <sub>IH</sub>				0.7 x V <sub>C</sub>	2		V	
WDI Input Current				-1.0		+1.0	μA	
BATTON (MAX16035/MAX16039)								
Output Voltage	$V_{OL}$	$I_{SINK}$ = 3.2mA, $V_{BATT}$ = 2.1V				0.4	V	
Output Short-Circuit Current		Sink current, V <sub>CC</sub> = 5V			60		mA	
Output Short-Circuit Current		Source current, V <sub>BATT</sub> ≥ 2V		10	30	120	μA	
RESETIN (MAX16036/MAX1604	10)							
RESETIN Threshold	$V_{RTH}$			1.185	1.235	1.285	V	
RESETIN Input Current					0.01	25	nA	
RESETIN to Reset Delay		(V <sub>RTH</sub> + 100mV) to (V <sub>RTH</sub> - 10	00mV)		1.5		μs	
CHIP-ENABLE GATING (MAX10	6033-MAX16	036)						
CEIN Leakage Current		RESET asserted				±1	μA	
CEIN to CEOUT Resistance		$\overline{\text{RESET}}$ not asserted, $V_{\text{CC}} = V$ $V_{\overline{\text{CEIN}}} = V_{\text{CC}}/2$ , $I_{\text{SINK}} = 10\text{mA}$	TH(MAX),			100	Ω	
CEOUT Short-Circuit Current		$\overline{\text{RESET}}$ asserted, $V_{\overline{\text{CEOUT}}} = 0$	V		1	2.0	mA	
CEIN to CEOUT Propagation		50Ω source impedance driver,	V <sub>CC</sub> = 4.75V		1.5	7	no	
Delay (Note 4)		C <sub>LOAD</sub> = 50pF	V <sub>CC</sub> = 3.15V		2	9	ns	
CEOLIT Output Voltage High		V <sub>CC</sub> = 5V, V <sub>CC</sub> ≥ V <sub>BATT</sub> , I <sub>SOURCE</sub> = 100μA		0.7 x V <sub>C</sub>	2		V	
CEOUT Output-Voltage High		$V_{CC} = 0V$ , $V_{BATT} \ge 2.2V$ , $I_{SOURCE} = 1\mu A$		V <sub>BATT</sub> - 0	).1		v	
RESET to CEOUT Delay					1		μs	

Note 1: All devices are 100% production tested at  $T_A = +25$ °C. All overtemperature limits are guaranteed by design.


Note 2:  $V_{BATT}$  can be 0V any time, or  $V_{CC}$  can go down to 0V if  $V_{BATT}$  is active (except at startup).

Note 3: Positive current flows into BATT.

Note 4: Guaranteed by design.


#### **Typical Operating Characteristics**

(TA = +25°C, unless otherwise noted.)



## **Typical Operating Characteristics (continued)**

(TA = +25°C, unless otherwise noted.)




# Low-Power Battery-Backup Circuits in Small µDFN Packages

# **Pin Description**

PIN				
MAX16033- MAX16036 (10-pin μDFN)	MAX16037– MAX16040 (8-pin μDFN)	NAME	FUNCTION	
1	1	RESET	Active-Low Reset Output. $\overline{\text{RESET}}$ remains low when V <sub>CC</sub> is below the reset threshold (V <sub>TH</sub> ), the manual-reset input is low, or RESETIN is low. It asserts low in pulses when the internal watchdog times out. $\overline{\text{RESET}}$ remains low for the reset timeout period (t <sub>RP</sub> ) after V <sub>CC</sub> rises above the reset threshold, after the manual-reset input goes from low to high, after RESETIN goes high, or after the watchdog triggers a reset event. The MAX160L is an active-low push-pull output, while the MAX160P is an active-low open-drain output.	
2	_	CEIN	Chip-Enable Input. The input to the chip-enable gating circuit. Connect to GND cOUT if not used.	
3	2	PFI	Power-Fail Input. PFO goes low when V <sub>PFI</sub> falls below 1.235V.	
4	3	GND	Ground	
		MR	Manual-Reset Input (MAX16033/MAX16037). Driving $\overline{\text{MR}}$ low asserts $\overline{\text{RESET}}$ . $\overline{\text{RESET}}$ remains asserted as long as $\overline{\text{MR}}$ is low and for the reset timeout period (t <sub>RP</sub> ) after $\overline{\text{MR}}$ transitions from low to high. Leave unconnected, or connect to V <sub>CC</sub> if not used. $\overline{\text{MR}}$ has an internal 20kΩ pullup to V <sub>CC</sub> .	
5	4	WDI	Watchdog Input (MAX16034/MAX16038). If WDI remains high or low for longer than the watchdog timeout period ( $t_{WD}$ ), the internal watchdog timer runs out and a reset pulse is triggered for the reset timeout period ( $t_{RP}$ ). The internal watchdog clears whenever $\overline{\text{RESET}}$ asserts or whenever WDI sees a rising or falling edge (Figure 2).	
		BATTON	Battery-On Output (MAX16035/MAX16039). BATTON goes high during battery backup mode.	
		RESETIN	Reset Input (MAX16036/MAX16040). When RESETIN falls below 1.235V, $\overline{\text{RESET}}$ asserts. $\overline{\text{RESET}}$ remains asserted as long as RESETIN is low and for at least $t_{RP}$ after RESETIN goes high.	
6	5	PFO	Active-Low Power-Fail Output. $\overline{PFO}$ goes low when $V_{PFI}$ falls below 1.235V. $\overline{PFO}$ stays low until $V_{PFI}$ goes above 1.235V. $\overline{PFO}$ also goes low when $V_{CC}$ falls below the reset threshold voltage.	
7	6	V <sub>CC</sub>	Supply Voltage, 1.2V to 5.5V	
8	7	OUT	Output. OUT sources from $V_{CC}$ when $\overline{RESET}$ is not asserted and from the greater of $V_{CC}$ or BATT when $V_{CC}$ is below the reset threshold voltage.	
9	8	BATT	Backup-Battery Input. When $V_{CC}$ falls below the reset threshold, OUT switches to BATT if $V_{BATT}$ is 40mV greater than $V_{CC}$ . When $V_{CC}$ rises above $V_{BATT}$ , OUT switches to $V_{CC}$ . The 40mV hysteresis prevents repeated switching if $V_{CC}$ falls slowly.	
10		CEOUT	Chip-Enable Output. CEOUT goes low only when CEIN is low and reset is not asserted. When CEOUT is disconnected from CEIN, CEOUT is actively pulled up to OUT.	

## **Pin Description (continued)**



# Low-Power Battery-Backup Circuits in Small µDFN Packages

#### **Detailed Description**

The Typical Operating Circuit shows a typical connection for the MAX16033-MAX16040. OUT powers the static random-access memory (SRAM). If V<sub>CC</sub> is greater than the reset threshold ( $V_{TH}$ ), or if  $V_{CC}$  is lower than V<sub>TH</sub> but higher than V<sub>BATT</sub>, V<sub>CC</sub> is connected to OUT. If  $V_{CC}$  is lower than  $V_{TH}$  and  $V_{CC}$  is less than  $V_{BATT}$ , BATT is connected to OUT. OUT supplies up to 200mA from V<sub>CC</sub>. In battery-backup mode, an internal MOSFET connects the backup battery to OUT. The on-resistance of the MOSFET is a function of the backup-battery voltage and temperature and is shown in the BATT-to-OUT On-Resistance vs. Temperature graph in the Typical Operating Characteristics.

#### **Chip-Enable Signal Gating** (MAX16033-MAX16036 Only)

The MAX16033-MAX16036 provide internal gating of chip-enable (CE) signals to prevent erroneous data from being written to CMOS RAM in the event of a power failure or brownout condition. During normal operation, the CE gate is enabled and passes all CE transitions. When reset asserts, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The MAX16033-MAX16036 provide a series transmission gate from CEIN to CEOUT. A 2ns (typ) propagation delay

from CEIN to CEOUT allows these devices to be used with most µPs and high-speed DSPs.

When RESET is deasserted, CEIN is connected to CEOUT through a low on-resistance transmission gate. If CEIN is high when RESET is asserted, CEOUT remains high regardless of any subsequent transitions on CEIN during the reset event.

If CEIN is low when RESET is asserted, CEOUT is held low for 1µs to allow completion of the read/write operation (Figure 1). After the 1µs delay expires, CEOUT goes high and stays high regardless of any subsequent transitions on CEIN during the reset event. When CEOUT is disconnected from CEIN, CEOUT is actively pulled up to OUT.

The propagation delay through the chip-enable circuitry depends on both the source impedance of the drive to CEIN and the capacitive loading at CEOUT. The chipenable propagation delay is specified from the 50% point of  $\overline{\text{CE}}$ IN to the 50% point of  $\overline{\text{CE}}$ OUT, using a 50 $\Omega$  driver and 50pF load capacitance. Minimize the capacitive load at CEOUT and use a low output-impedance driver to minimize propagation delay.

In high-impedance mode, the leakage current at  $\overline{\text{CEIN}}$  is ±1µA (max) over temperature. In low-impedance mode, the impedance of  $\overline{\text{CEIN}}$  appears as a 75 $\Omega$  resistor in series with the load at CEOUT.




Figure 1. RESET and Chip-Enable Timing

# Low-Power Battery-Backup Circuits in Small µDFN Packages

#### **Backup-Battery Switchover**

To preserve the contents of the RAM in a brownout or power failure, the MAX16033–MAX16040 automatically switch to back up the battery installed at BATT when the following two conditions are met:

- 1) V<sub>CC</sub> falls below the reset threshold voltage.
- 2) V<sub>CC</sub> is below V<sub>BATT</sub>.

Table 1 lists the status of the inputs and outputs in battery-backup mode. The devices do not power up if the only voltage source is  $V_{BATT}$ . OUT only powers up from  $V_{CC}$  at startup.

# Table 1. Input and Output Status in Battery-Backup Mode

PIN	STATUS
V <sub>CC</sub>	Disconnected from OUT
OUT	Connected to BATT
BATT	Connected to OUT. Current drawn from the battery is less than 1 $\mu$ A (at V <sub>BATT</sub> = 2.8V, excluding I <sub>OUT</sub> ) when V <sub>CC</sub> = 0V.
RESET	Asserted
BATTON	High state
MR, RESETIN, CEIN, and WDI	Inputs ignored
CEOUT	Connected to OUT
PFO	Asserted

# Manual-Reset Input (MAX16033/MAX16037 Only)

Many μP-based products require manual-reset capability, allowing the user or external logic circuitry to initiate a reset. For the MAX16033/MAX16037, a logic-low on MR asserts RESET. RESET remains asserted while MR is low and for a minimum of 140ms (t<sub>RP</sub>) after it returns

high.  $\overline{\text{MR}}$  has an internal 20k $\Omega$  (min) pullup resistor to V<sub>CC</sub>. This input can be driven from TTL/CMOS logic outputs or with open-drain/collector outputs. Connect a normally open momentary switch from  $\overline{\text{MR}}$  to GND to create a manual-reset function; external debounce circuitry is not required. When driving  $\overline{\text{MR}}$  from long cables, or when using the device in a noisy environment, connect a 0.1µF capacitor from  $\overline{\text{MR}}$  to GND to provide additional noise immunity.

# Watchdog Input (MAX16034/MAX16038 Only)

The watchdog monitors  $\mu P$  activity through the watchdog input (WDI). RESET asserts when the  $\mu P$  fails to toggle WDI. Connect WDI to a bus line or  $\mu P$  I/O line. A change of state (high to low, low to high, or a minimum 100ns pulse) resets the watchdog timer. If WDI remains high or low for longer than the watchdog timeout period ( $t_{WD}$ ), the internal watchdog timer runs out and triggers a reset pulse for the reset timeout period ( $t_{RP}$ ). The internal watchdog timer clears whenever RESET is asserted or whenever WDI sees a rising or falling edge. If WDI remains in either a high or low state, a reset pulse periodically asserts after every watchdog timeout period ( $t_{WD}$ ); see Figure 2.




Figure 2. MAX16034/MAX16038 Watchdog Timeout Period and Reset Active Time

# Low-Power Battery-Backup Circuits in Small µDFN Packages

#### **BATTON Indicator** (MAX16035/MAX16039 Only)

BATTON is a push-pull output that asserts high when in battery-backup mode. BATTON typically sinks 3.2mA at a 0.4V saturation voltage. In battery-backup mode, this terminal sources approximately 10µA from OUT. Use BATTON to indicate battery-switchover status or to supply base drive to an external pass transistor for higher current applications (Figure 3).

#### **RESETIN Comparator** (MAX16036/MAX16040 Only)

An internal 1.235V reference sets the RESETIN threshold voltage. RESET asserts when the voltage at RESETIN is below 1.235V. Use the RESETIN function to monitor a secondary power supply.

Use the following equations to set the reset threshold voltage (V<sub>RTH</sub>) of the secondary power supply (see Figure 4):

$$V_{RTH} = V_{REF} (R1/R2 + 1)$$

where  $V_{RFF}$  = 1.235V. To simplify the resistor selection, choose a value for R2 and calculate R1:

$$R1 = R2 [(V_{RTH}/V_{REF}) - 1]$$

Since the input current at RESETIN is 25nA (max), large values (up to  $1M\Omega$ ) can be used for R2 with no significant loss in accuracy.

#### **Power-Fail Comparator**

The MAX16033-MAX16040 issue an interrupt (nonmaskable or regular) to the  $\mu P$  when a power failure occurs. The power line is monitored by two external resistors connected to the power-fail input (PFI). When the voltage at PFI falls below 1.235V, the power-fail output (PFO) drives the processor's NMI input low. An earlier power-fail warning can be generated if the unregulated DC input of the regulator is available for monitoring. The MAX16033-MAX16040 turn off the power-fail comparator and force PFO low when V<sub>CC</sub> falls below the reset threshold voltage (Figure 1). The MAX160\_ \_L devices provide push-pull PFO outputs. The MAX160 P devices provide opendrain PFO outputs.




Figure 4. Setting RESETIN Voltage for the MAX16036/ MAX16040




Figure 3. MAX16035/MAX16039 BATTON Driving an External Pass Transistor

# Low-Power Battery-Backup Circuits in Small µDFN Packages

#### RESET

A  $\mu P$ 's reset input puts the  $\mu P$  in a known state. The MAX16033–MAX16040  $\mu P$  supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. RESET asserts when  $V_{CC}$  is below the reset threshold voltage and for at least 140ms ( $t_{RP}$ ) after  $V_{CC}$  rises above the reset threshold. RESET also asserts when MR is low (MAX16033/MAX16037) or when RESETIN is below 1.235V (MAX16036/MAX16040). The MAX16034/MAX16038 watchdog function causes RESET to assert in pulses following a watchdog timeout (Figure 2). The MAX160\_ \_L devices provide push-pull RESET outputs. The MAX160\_ \_P devices provide open-drain RESET outputs.

#### **Applications Information**

#### **Operation Without a Backup Power Source**

The MAX16033–MAX16040 provide a battery-backup function. If a backup power source is not used, connect BATT to GND and OUT to  $V_{CC}$ .

# Using a Super Cap as a Backup Power Source

Super caps are capacitors with extremely high capacitance, such as 0.47F. Figure 5 shows two methods to use a super cap as a backup power source. Connect the super cap through a diode to the 3V input (Figure 5a) or connect the super cap through a diode to 5V (Figure 5b), if a 5V supply is available. The 5V supply charges the super cap to a voltage close to 5V, allowing a longer backup period. Since  $V_{BATT}$  can be higher than  $V_{CC}$  while  $V_{CC}$  is above the reset threshold voltage, there are no special precautions required when using these  $\mu P$  supervisors with a super cap.




Figure 5. Using a Super Cap as a Backup Source




Figure 6. Watchdog Flow Diagram

#### **Watchdog Software Considerations**

One way to help the watchdog timer to monitor software execution more closely is to set and reset the watchdog at different points in the program, rather than pulsing the watchdog input periodically. Figure 6 shows a flow diagram where the I/O driving the watchdog is set low in the beginning of the program, set high at the beginning of every subroutine or loop, and set low again when the program returns to the beginning. If the program should hang in any subroutine, the watchdog would timeout and reset the µP.

#### Replacing the Backup Battery

Decouple BATT to GND with a 0.1µF capacitor. The backup power source can be removed while V<sub>CC</sub> remains valid without the danger of triggering a reset pulse. The device does not enter battery-backup mode when V<sub>CC</sub> stays above the reset threshold voltage.

#### **Power-Fail Comparator**

#### Monitoring an Additional Power Supply

Monitor another voltage by connecting a resistive divider to PFI, as shown in Figure 7. The threshold voltage is:

$$V_{TH(PFI)} = 1.235 (R1/R2 + 1)$$

where V<sub>TH(PFI)</sub> is the threshold at which the monitored voltage will trip PFO.

To simplify the resistor selection, choose a value for R2 and calculate R1:

$$R1 = R2 [(V_{TH(PFI)}/1.235) - 1]$$




Figure 7. Monitoring an Additional Power Supply

Connect PFO to MR in applications that require RESET to assert when the second voltage falls below its threshold. RESET remains asserted as long as PFO holds MR low, and for 140ms (min) after PFO goes high.

#### Adding Hysteresis to the Power-Fail Comparator

The power-fail comparator provides a typical hysteresis of 12mV, which is sufficient for most applications where a power-supply line is being monitored through an external voltage-divider. Connect a voltage-divider between PFI and PFO, as shown in Figure 8a, to provide additional noise immunity. Select the ratio of R1 and R2 such that V<sub>PFI</sub> falls to 1.235V when V<sub>IN</sub> drops to its trip point (V<sub>TRIP</sub>). R3 adds hysteresis and is typically more than 10 times the value of R1 or R2. The hysteresis window extends above (V<sub>H</sub>) and below (V<sub>I</sub>) the original trip point, V<sub>TRIP</sub>. Connecting an ordinary signal diode in series with R3, as shown in Figure 8b, causes the lower trip point (V<sub>I</sub>) to coincide with the trip point without hysteresis (VTRIP). This method provides additional noise margin without compromising the accuracy of the power-fail threshold when the monitored voltage is falling. Set the current through R1 and R2 to be at least 10µA to ensure that the 100nA (max) PFI input current does not shift the trip point. Set R3 to be higher than  $10k\Omega$  to reduce the load at  $\overline{PFO}$ . Capacitor C1 adds additional noise rejection.




Figure 8. (a) Adding Additional Hysteresis to the Power-Fail Comparator. (b) Shifting the Additional Hysteresis above V<sub>TRIP</sub>

# Low-Power Battery-Backup Circuits in Small µDFN Packages

#### **Monitoring a Negative Voltage**

Connect the circuit, as shown in Figure 9, to use the power-fail comparator to monitor a negative supply rail.  $\overline{PFO}$  stays low when V- is good. When V- rises to cause PFI to be above +1.235V,  $\overline{PFO}$  goes high. Ensure V<sub>CC</sub> comes up before the negative supply.

#### **Negative-Going Vcc Transients**

The MAX16033–MAX16040 are relatively immune to short-duration, negative-going  $V_{CC}$  transients. Resetting the  $\mu P$  when  $V_{CC}$  experiences only small glitches is not usually desired.

The *Typical Operating Characteristics* section contains a Maximum Transient Duration vs. Reset Threshold Overdrive graph. The graph shows the maximum pulse width of a negative-going  $V_{CC}$  transient that would not trigger a reset pulse. As the amplitude of the transient increases (i.e., goes further below the reset threshold voltage), the maximum allowable pulse width decreases. Typically, a  $V_{CC}$  transient that goes 100mV below the reset threshold and lasts for 25 $\mu$ s does not trigger a reset pulse.

A  $0.1\mu F$  bypass capacitor mounted close to  $V_{CC}$  provides additional transient immunity.





Figure 9. Monitoring a Negative Voltage

# **Device Marking Codes**


PART	TOP MARK	PART	TOP MARK	PART	TOP MARK	PART	TOP MARK
MAX16033LLB23+T	+ABE	MAX16035LLB23+T	+ACC	MAX16037LLA23+T	+ABX	MAX16039LLA23+T	+ACV
MAX16033LLB26+T	+ABF	MAX16035LLB26+T	+ACD	MAX16037LLA26+T	+ABY	MAX16039LLA26+T	+ACW
MAX16033LLB29+T	+ABG	MAX16035LLB29+T	+ACE	MAX16037LLA29+T	+ABZ	MAX16039LLA29+T	+ACX
MAX16033LLB31+T	+ABH	MAX16035LLB31+T	+ACF	MAX16037LLA31+T	+ACA	MAX16039LLA31+T	+ACY
MAX16033LLB44+T	+ABI	MAX16035LLB44+T	+ACG	MAX16037LLA44+T	+ACB	MAX16039LLA44+T	+ACZ
MAX16033LLB46+T	+ABJ	MAX16035LLB46+T	+ACH	MAX16037LLA46+T	+ACC	MAX16039LLA46+T	+ADA
MAX16033PLB23+T	+ABK	MAX16035PLB23+T	+ACI	MAX16037PLA23+T	+ACD	MAX16039PLA23+T	+ADB
MAX16033PLB26+T	+ABL	MAX16035PLB26+T	+ACJ	MAX16037PLA26+T	+ACE	MAX16039PLA26+T	+ADC
MAX16033PLB29+T	+ABM	MAX16035PLB29+T	+ACK	MAX16037PLA29+T	+ACF	MAX16039PLA29+T	+ADD
MAX16033PLB31+T	+ABN	MAX16035PLB31+T	+ACL	MAX16037PLA31+T	+ACG	MAX16039PLA31+T	+ADE
MAX16033PLB44+T	+ABO	MAX16035PLB44+T	+ACM	MAX16037PLA44+T	+ACH	MAX16039PLA44+T	+ADF
MAX16033PLB46+T	+ABP	MAX16035PLB46+T	+ACN	MAX16037PLA46+T	+ACI	MAX16039PLA46+T	+ADG
MAX16034LLB23+T	+ABQ	MAX16036LLB23+T	+ACO	MAX16038LLA23+T	+ACJ	MAX16040LLA23+T	+ADH
MAX16034LLB26+T	+ABR	MAX16036LLB26+T	+ACP	MAX16038LLA26+T	+ACK	MAX16040LLA26+T	+ADI
MAX16034LLB29+T	+ABS	MAX16036LLB29+T	+ACQ	MAX16038LLA29+T	+ACL	MAX16040LLA29+T	+ADJ
MAX16034LLB31+T	+ABT	MAX16036LLB31+T	+ACR	MAX16038LLA31+T	+ACM	MAX16040LLA31+T	+ADK
MAX16034LLB44+T	+ABU	MAX16036LLB44+T	+ACS	MAX16038LLA44+T	+ACN	MAX16040LLA44+T	+ADL
MAX16034LLB46+T	+ABV	MAX16036LLB46+T	+ACT	MAX16038LLA46+T	+ACO	MAX16040LLA46+T	+ADM
MAX16034PLB23+T	+ABW	MAX16036PLB23+T	+ACU	MAX16038PLA23+T	+ACP	MAX16040PLA23+T	+ADN
MAX16034PLB26+T	+ABX	MAX16036PLB26+T	+ACV	MAX16038PLA26+T	+ACQ	MAX16040PLA26+T	+ADO
MAX16034PLB29+T	+ABY	MAX16036PLB29+T	+ACW	MAX16038PLA29+T	+ACR	MAX16040PLA29+T	+ADP
MAX16034PLB31+T	ABZ	MAX16036PLB31+T	+ACX	MAX16038PLA31+T	+ACS	MAX16040PAL31+T	+ADQ
MAX16034PLB44+T	+ACA	MAX16036PLB44+T	+ACY	MAX16038PLA44+T	+ACT	MAX16040PLA44+T	+ADR
MAX16034PLB46+T	+ACB	MAX16036PLB46+T	+ACZ	MAX16038PLA46+T	+ACU	MAX16040PLA46+T	+ADS

**Note:** 48 standard versions shown in **bold** are available. Sample stock is generally held on standard versions only. Contact factory for nonstandard versions availability.

# **Pin Configurations**



## **Typical Operating Circuit**



## **Ordering Information (continued)**

PART*	TEMP RANGE	PIN-PACKAGE
MAX16035LLB+T	-40°C to +85°C	10 μDFN
MAX16035PLB+T	-40°C to +85°C	10 μDFN
MAX16036LLB+T	-40°C to +85°C	10 μDFN
MAX16036PLB+T	-40°C to +85°C	10 μDFN
<b>MAX16037</b> LLA+T	-40°C to +85°C	8 μDFN
MAX16037PLA+T	-40°C to +85°C	8 μDFN
MAX16038LLA+T	-40°C to +85°C	8 μDFN
MAX16038PLA+T	-40°C to +85°C	8 μDFN
MAX16039LLA+T	-40°C to +125°C	8 μDFN
MAX16039PLA+T	-40°C to +85°C	8 μDFN
MAX16039PLA31+T	-55°C to +85°C	8 μDFN
<b>MAX16040</b> LLA+T	-40°C to +85°C	8 μDFN
MAX16040PLA+T	-40°C to +85°C	8 μDFN

<sup>\*</sup>These parts offer a choice of reset threshold voltages. From the Reset Threshold Ranges table, insert the desired threshold voltage code in the blank to complete the part number. See the Selector Guide for a listing of device features.

#### **Reset Threshold Ranges**

SUFFIX	RESET-TI	HRESHOLD VOL	TAGE (V)
SUFFIX	MIN	TYP	MAX
46	4.50	4.63	4.75
44	4.25	4.38	4.50
31	3.00	3.08	3.15
29	2.85	2.93	3.00
26	2.55	2.63	2.70
23	2.25	2.32	2.38

#### **Chip Information**

PROCESS: BICMOS

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 µDFN	L822+1	21-0164	90-0005
10 μDFN	L1022+1	21-0164	90-0006

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

## MAX16033-MAX16040

# Low-Power Battery-Backup Circuits in Small µDFN Packages

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
1		Data sheet rebranded; updated <i>Electrical Characteristics</i> and <i>Ordering Information</i> tables to support MAX16039PLA31+T option at -55°C	2, 19
2	5/19	Updated Electrical Characteristics and Ordering Information	2, 19

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.