# **Absolute Maximum Ratings**

V <sub>DD5</sub> to AGND	0.3V to +6.0V
AVDD to AGND	0.3V to +4.0V
DVDD to DGND	0.3V to +4.0V
AGND to DGND	0.1V to +0.1V
IRSEL, DATAOUT, XTALSEL, AGCDIS,	
PWRDN to AGND	$-0.3V$ to $(V_{DD5} + 0.3V)$
All Other Pins to AGND	$-0.3V$ to $(AV_{DD} + 0.3V)$

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
28-Pin TSSOP (derate 12.8mW/°C above	+70°C).1025.6mW
32-Pin Thin QFN (derate 21.3mW/°C	
above +70°C)	1702.1mW
Operating Temperature Ranges	
MAX1473E	40°C to +85°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC Electrical Characteristics (3.3V Operation)**

(*Typical Application Circuit*,  $AV_{DD} = DV_{DD} = V_{DD5} = 3.0V$  to 3.6V, no RF signal applied,  $T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $V_{DD} = 3.3V$  and  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>DD</sub>	3.3V nominal supply	У	3.0	3.3	3.6	V
Supply Current	1	\/=	f <sub>RF</sub> = 315MHz		5.2	6.23	mΛ
Supply Current	I <sub>DD</sub>	$V_{\overline{PWRDN}} = V_{DD5}$	$f_{RF} = 433MHz$		5.8	6.88	mA
Shutdown Supply Current		V <sub>PWRDN</sub> = 0V,	f <sub>RF</sub> = 315MHz		1.6		μА
Shutdown Supply Current	IPWRDN	V <sub>XTALSEL</sub> = 0V	f <sub>RF</sub> = 433MHz		2.5	5.3	
Input Voltage Low	V <sub>IL</sub>					0.4	V
Input Voltage High	V <sub>IH</sub>			AV <sub>DD</sub> - 0	.4		V
Input Logic Current High	I <sub>IH</sub>				10		μA
		f <sub>RF</sub> = 433MHz, V <sub>IRS</sub>	SEL = AV <sub>DD</sub>	AV <sub>DD</sub> - 0	.4		
Image Reject Select (Note 2)		f <sub>RF</sub> = 375MHz, V <sub>IRSEL</sub> = AV <sub>DD</sub> /2		1.1	A	V <sub>DD</sub> - 1.5	V
		f <sub>RF</sub> = 315MHz, V <sub>IRS</sub>	SEL = 0V			0.4	
DATAOUT Voltage Output Low	V <sub>OL</sub>	- R <sub>L</sub> = 5kΩ				0.4	V
DATAOUT Voltage Output High	V <sub>OH</sub>			V <sub>DD5</sub> - 0	.4		V

### **Electrical Characteristics (5V Operation)**

(*Typical Application Circuit*,  $V_{DD5}$  = 4.5V to 5.5V,  $AV_{DD}$  =  $DV_{DD}$  = ~3.2V, no RF signal applied,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{DD}$  = 5.0V and  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>DD</sub>	5.0V nominal supply		4.5	5.0	5.5	V
Supply Current	1		f <sub>RF</sub> = 315MHz		5.2	6.04	mA
Supply Current	I <sub>DD</sub>	$V_{\overline{PWRDN}} = V_{\overline{DD5}}$	$f_{RF} = 433MHz$		5.7	6.76	IIIA
Chutdown Cumply Current		V <sub>PWRDN</sub> = 0V,	f <sub>RF</sub> = 315MHz		2.3		
Shutdown Supply Current	I <sub>PWRDN</sub>	VXTALSEL = 0V	f <sub>RF</sub> = 433MHz		2.8	6.2	μA
Input Voltage Low	V <sub>IL</sub>					0.4	V
Input Voltage High	V <sub>IH</sub>			AV <sub>DD</sub> - 0.	4		V
Input Logic Current High	I <sub>IH</sub>				10		μA
		f <sub>RF</sub> = 433MHz, V <sub>IRS</sub>	<sub>EL</sub> = AV <sub>DD</sub>	AV <sub>DD</sub> - 0.	4		
Image Reject Select (Note 2)		f <sub>RF</sub> = 375MHz, V <sub>IRSEL</sub> = AV <sub>DD</sub> /2		1.1	A	V <sub>DD</sub> - 1.5	V
$f_{RF} = 315MHz, V_{IRSEL} = 0V$		EL = 0V			0.4		
DATAOUT Voltage Output Low	V <sub>OL</sub>	$-R_L = 5k\Omega$				0.4	V
DATAOUT Voltage Output High	V <sub>OH</sub>			V <sub>DD5</sub> - 0.4	4		V

#### **AC Electrical Characteristics**

(*Typical Application Circuit*,  $AV_{DD}$  =  $V_{DD5}$  = 3.0V to 3.6V, all RF inputs are referenced to  $50\Omega$ ,  $f_{RF}$  = 315MHz,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{DD}$  = 3.3V and  $T_A$  = +25°C.) (Note 1).

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
GENERAL CHARACTERISTICS				•			
Startup Time	ton	Time for valid signal detection after VPWRDN = VOH			250		μs
Receiver Input Frequency	f <sub>RF</sub>			300		450	MHz
Maximum Receiver Input Level	P <sub>RFIN_MAX</sub>	Modulation depth > 1	18dB		0		dBm
Sensitivity (Note 3)	P <sub>RFIN_MIN</sub>	Peak power level			-114		dBm
ACC Hystorogia		INA for I and I del		8			dB
AGC Hysteresis		LNA gain from low to	riigii		150		ms
LNA IN HIGH-GAIN MODE							
Power Gain					16		dB
			f <sub>RF</sub> = 433MHz		1 - j3.4		
Input Impedance (Note 4)	Z <sub>IN_LNA</sub>	Normalized to 50Ω	f <sub>RF</sub> = 375MHz		1 - j3.9		7
	_		f <sub>RF</sub> = 315MHz	1 - j4.7			1
1dB Compression Point	P1dB <sub>LNA</sub>				-22		dBm
Input-Referred 3rd-Order Intercept	IIP3 <sub>LNA</sub>				-12		dBm

# **AC Electrical Characteristics (continued)**

(*Typical Application Circuit*,  $AV_{DD} = DV_{DD} = V_{DD5} = 3.0V$  to 3.6V, all RF inputs are referenced to  $50\Omega$ ,  $f_{RF} = 315MHz$ ,  $T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $V_{DD} = 3.3V$  and  $T_A = +25^{\circ}C$ .) (Note 1).

PARAMETER	SYMBOL	CONDITIONS		MIN TYP	MAX	UNITS
LO Signal Feedthrough to Antenna				-80		dBm
Noise Figure	NF <sub>LNA</sub>			2		dB
LNA IN LOW-GAIN MODE						
			f <sub>RF</sub> = 433MHz	1 - j3.4		T
Input Impedance (Note 4)	Z <sub>IN_LNA</sub>	Normalized to 50Ω	f <sub>RF</sub> = 375MHz	1 - j3.9		7
	_		f <sub>RF</sub> = 315MHz	1 - j4.7		7
1dB Compression Point	P1dB <sub>LNA</sub>			-10		dBm
Input-Referred 3rd-Order Intercept	IIP3 <sub>LNA</sub>			-7		dBm
LO Signal Feedthrough to Antenna				-80		dBm
Noise Figure	NF <sub>LNA</sub>			2		dB
Power Gain				0		dB
Voltage Gain Reduction		AGC enabled (deper	nds on tank Q)	35		dB
MIXER		•				
Input-Referred 3rd-Order Intercept	IIP3 <sub>MIX</sub>			-18		dBm
Output Impedance	Z <sub>OUT_MIX</sub>			330		Ω
Noise Figure	NF <sub>MIX</sub>			16		dB
		f <sub>RF</sub> = 433MHz, V <sub>IRS</sub>	<sub>EL</sub> = AV <sub>DD</sub>	42		
Image Rejection (not Including LNA Tank)		f <sub>RF</sub> = 375MHz, V <sub>IRSEL</sub> = AV <sub>DD</sub> /2		44	44	
(Hot moldaling Livit family)		f <sub>RF</sub> = 315MHz, V <sub>IRSEL</sub> = 0V		44		1
Conversion Gain		330Ω IF filter load		13		dB
INTERMEDIATE FREQUENCY (IF)		•				-
Input Impedance	Z <sub>IN_IF</sub>			330		Ω
Operating Frequency	f <sub>IF</sub>	Bandpass response		10.7		MHz
3dB Bandwidth				20		MHz
RSSI Linearity				±0.5		dB
RSSI Dynamic Range				80		dB
RSSI Level		P <sub>RFIN</sub> < -120dBm		1.15		V
NOOI LEVEI		P <sub>RFIN</sub> > 0dBm, AGC	enabled	2.35		v
RSSI Gain				14.2		mV/dB
ACC Throshold		LNA gain from low to	high	1.45		
AGC Threshold		LNA gain from high to low		2.05		\ \ \ \

#### **AC Electrical Characteristics (continued)**

(Typical Application Circuit,  $AV_{DD} = DV_{DD} = V_{DD5} = 3.0V$  to 3.6V, all RF inputs are referenced to  $50\Omega$ ,  $f_{RF} = 315MHz$ ,  $T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $V_{DD}$  = 3.3V and  $T_A$  = +25°C.) (Note 1).


PARAMETER	SYMBOL	co	ONDITIONS	MIN	TYP	MAX	UNITS
DATA FILTER							•
Maximum Bandwidth	BW <sub>DF</sub>				100		kHz
DATA SLICER		•					•
Comparator Bandwidth	BW <sub>CMP</sub>				100		kHz
Output High Voltage					V <sub>DD5</sub>		V
Output Low Voltage					0		V
CRYSTAL OSCILLATOR		•					•
	fXTAL	f <sub>RF</sub> = 433MHz	V <sub>XTALSEL</sub> = 0V		6.6128		MHz
Crystal Fraguency (Note 5)			V <sub>XTALSEL</sub> = AV <sub>DD</sub>		13.2256		
Crystal Frequency (Note 5)		f <sub>RF</sub> = 315MHz	V <sub>XTALSEL</sub> = 0V		4.7547		MHz
			V <sub>XTALSEL</sub> = AV <sub>DD</sub>		9.5094		] IVITZ
Crystal Tolerance					50		ppm
Input Capacitance		From each pin to	ground		6.2		pF
Recommended Crystal Load Capacitance	C <sub>LOAD</sub>				3		pF
Maximum Crystal Load Capacitance	C <sub>LOAD</sub>				10		pF

- **Note 1:** Note 1: 100% tested at  $T_A = +25$ °C. Guaranteed by design and characterization over temperature.
- Note 2: IRSEL is internally set to 375MHz IR mode. It can be left open when the 375MHz image rejection setting is desired. A 1nF capacitor is recommended in noisy environments.
- Note 3: BER = 2 x 10-3, Manchester encoded, data rate = 4kbps, IF bandwidth = 280kHz.
- Note 4: Input impedance is measured at the LNAIN pin. Note that the impedance includes the 15nH inductive degeneration connected from the LNA source to ground. The equivalent input circuit is  $50\Omega$  in series with 2.2pF.
- Note 5: Crystal oscillator frequency for other RF carrier frequency within the 300MHz to 450MHz range is (f<sub>RF</sub> 10.7MHz)/64 for XTALSEL = 0V, and  $(f_{RF} - 10.7MHz)/32$  for XTALSEL =  $AV_{DD}$ .

Downloaded from Arrow.com.


### **Typical Operating Characteristics**


(Typical Application Circuit, V<sub>DD</sub> = 3.3V, f<sub>RF</sub> = 315MHz, T<sub>A</sub> = +25°C, unless otherwise noted.)





# **Typical Operating Characteristics (continued)**


(Typical Application Circuit, V<sub>DD</sub> = 3.3V, f<sub>RF</sub> = 315MHz, T<sub>A</sub> = +25°C, unless otherwise noted.)














# **Pin Description**

the <i>Typical Application Circuit</i> ).  3	- D	<u> </u>	-	T
1 29 XTAL1 1st Crystal Input. (See the <i>Phase-Locked Loop</i> section.) Positive Analog Supply Voltage. For +5V operation, pin 2 (TSSOP package) is the output of an on-third process. ACM of the pin process. ACM of the pin process. ACM of package pro			NAME	FUNCTION
Positive Analog Supply Voltage. For +5V operation, pin 2 (TSSOP package) is the output of an on-chip +3.2V low-dropout regulator and should be bypassed to ACND with a 0.1µF capacitor as close as possible to the pin. Pin 7 must be externally connected to the supply from pin 2 and bypassed to ACND with a 0.01µF capacitor as close as possible to the pin (see the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> ).  3 31 LNAIN Low-Noise Amplifier Source for External Inductive Degeneration. Connect inductor to ground to set LNASCC Low-Noise Amplifier Source for External Inductive Degeneration. Connect inductor to ground to set LNAOUT. Low-Noise Amplifier Source for External Inductive Degeneration. Connect inductor to ground to set LNAOUT. Analog Ground  LNAOUT Source of External Inductive Degeneration. Connect inductor to ground to set LNAOUT. Analog Ground  Expensive the Connect through a 100pF capacitor to LC tank filter from LNAOUT. Set MIXINI 1st Differential Mixer Input. Connect through a 100pF capacitor to LC tank filter from LNAOUT. AGND Analog Ground  Image Rejection Select Pin. Set V <sub>IRSEL</sub> = 0V to center image rejection at 315MHz. Leave IRSEL unconnected to center image rejection at 375MHz. Set V <sub>IRSEL</sub> = AV <sub>OD</sub> to center image rejection at 433MHz. Input logic level based on AV <sub>DD</sub> , 3.2V supply.  30 MIXOUT 3030 Mixer Output. Connect to both of the AVDD pins. Bypass to DGND with a 0.01µF capacitor of the pin (see the Typical Application Circuit).  40 AGCDIS AGC Control Pin. Pull high to disable AGC. Input logic level based on V <sub>DDS</sub> voltage.  41 Crystal Divider Ratio Select Pin. Drive XTALSEL low to select divider ratio of 54. or drive XTALSEL high to select divider ratio of 52. Input logic level based on V <sub>DDS</sub> voltage.  42 AGCDIS AGC Control Pin. Pull high to disable AGC. Input logic level based on V <sub>DDS</sub> voltage.  43 LINAOUT Set Proposed Control Pin. Pull high to disable AGC. Input logic level based on V <sub>DDS</sub> voltage.  44 LINAOUT Set Proposed Control Pin. Pull high to the sallen-Key Data F				
2, 7 4, 30 AVD	1	29	XTAL1	
4 32 LNASRC LNASRC LNAINput impedance. (See the Low-Noise Amplifier Source for External Inductive Degeneration. Connect inductor to ground to set LNA input impedance. (See the Low-Noise Amplifier Section.)  Analog Ground Low-Noise Amplifier Output. Connect to mixer through an LC tank filter. (See the Low-Noise Amplifier Section.)  NIXIN1 1st Differential Mixer Input. Connect through a 100pF capacitor to LC tank filter from LNAOUT.  NIXIN2 2nd Differential Mixer Input. Connect through a 100pF capacitor to AV <sub>DD</sub> side of the LC tank. Analog Ground  RISSEL Image Rejection Select Pin. Set V <sub>IRSEL</sub> = 0V to center image rejection at 315MHz. Leave IRSEL unconnected to center image rejection at 375MHz. Set V <sub>IRSEL</sub> = AV <sub>DD</sub> to center image rejection at 433MHz. Imput logic level based on AV <sub>DD</sub> . ~9.22 vsupply.  MIXOUT 3300 Mixer Output. Connect to the input of the 10.7MHz bandpass filter.  DEGEND Digital Ground  MIXIN2 300 Mixer Output. Connect to the input of the AVDD pins. Bypass to DGND with a 0.01μF capacitor as close as possible to the pin (see the Typical Application Circuit).  AGCDIS AGC Control Pin. Pull high to disable AGC. Input logic level based on V <sub>DDS</sub> voltage. Crystal Divider Ratio Select Pin. Drive XTALSEL tow to select divider ratio of 64, or or drive XTALSEL high to select divider ratio of 32. Input logic level based on AV <sub>DDS</sub> . 32. supply.  IFIN1 IFIN1 Ist Differential Intermediate Frequency Limiter Amplifier Input. Connect to the output of a 10.7MHz bandpass filter.  DFP Data Filter Output  DFP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Feedback Node. Input for the Feedback of the Sallen-Key data filter.  SHOPP Noninverting Op-Amp Input for the feedback of the Sallen-Key data filter.  SHOPP Positive Data Silicer Input  +5V Supply Voltage. Bypass to AGND with a 0.01μF capacitor as close as possible to the pin. For +5V operation, V <sub>DDS</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the Voltage Regulator section	2, 7	4, 30	AVDD	chip +3.2V low-dropout regulator and should be bypassed to AGND with a 0.1µF capacitor as close as possible to the pin. Pin 7 must be externally connected to the supply from pin 2 and bypassed to AGND with a 0.01µF capacitor as close as possible to the pin (see the <i>Voltage Regulator</i> section and
4   32	3	31	LNAIN	Low-Noise Amplifier Input. (See the Low-Noise Amplifier section.)
Linacuti Islandia (See the Low-Noise Amplifier Output. Connect to mixer through an LC tank filter. (See the Low-Noise Amplifier section.)    Section   Secti	4	32	LNASRC	· · · · · · · · · · · · · · · · · ·
Section.   Section.	5	2	AGND	Analog Ground
9 6 MIXIN2 2nd Differential Mixer Input. Connect through a 100PF capacitor to AV <sub>DD</sub> side of the LC tank.  10 7 AGND Analog Ground Image Rejection Select Pin. Set V <sub>IRSEL</sub> = 0V to center image rejection at 315MHz. Leave IRSEL unconnected to center image rejection at 375MHz. Set V <sub>IRSEL</sub> = AV <sub>DD</sub> to center image rejection at 433MHz. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  12 9 MIXOUT 330Ω Mixer Output. Connect to the input of the 10.7MHz bandpass filter.  13 10 DGND Digital Ground  14 11 DVDD Positive Digital Supply Voltage. Connect to both of the AVDD pins. Bypass to DGND with a 0.01µF capacitor as close as possible to the pin (see the Typical Application Circuit).  15 12 AGCDIS AGC Control Pin. Pull high to disable AGC. Input logic level based on V <sub>DDS</sub> voltage.  16 14 XTALSEL high to select divider Ratio Select Pin. Drive XTALSEL low to select divider ratio of 64 or drive XTALSEL high to select divider ratio of 32. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  17 15 IFIN1 1st Differential Intermediate Frequency Limiter Amplifier Input. Decouple to AGND with a 1500pF capacitor.  2nd Differential Intermediate Frequency Limiter Amplifier Input. Connect to the output of a 10.7MHz bandpass filter.  20 18 DSN Negative Data Silicer Input  21 19 OPP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  23 22 DSP Positive Data Silicer Input  24 23 V <sub>DDS</sub> Positive Data Silicer Input  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on V <sub>DDS</sub> voltage.  26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DDS</sub> voltage.  28 28 XTAL2 2nd Crystal Input  N. C. No Connection	6	3	LNAOUT	Low-Noise Amplifier Output. Connect to mixer through an LC tank filter. (See the <i>Low-Noise Amplifier</i> section.)
10	8	5	MIXIN1	1st Differential Mixer Input. Connect through a 100pF capacitor to LC tank filter from LNAOUT.
Image Rejection Select Pin. Set V <sub>IRSEL</sub> = 0V to center image rejection at 315MHz. Leave IRSEL unconnected to center image rejection at 375MHz. Set V <sub>IRSEL</sub> = AV <sub>DD</sub> to center image rejection at 433MHz. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  9 MIXOUT 3300 Mixer Output. Connect to the input of the 10.7MHz bandpass filter.  10 DGND Digital Ground  11 DVDD Positive Digital Supply Voltage. Connect to both of the AVDD pins. Bypass to DGND with a 0.01µF capacitor as close as possible to the pin (see the <i>Typical Application Circuit</i> ).  15 12 AGCDIS AGC Control Pin. Pull high to disable AGC. Input logic level based on V <sub>DD</sub> voltage.  16 14 XTALSEL Crystal Divider Ratio Select Pin. Drive XTALSEL low to select divider ratio of 64, or drive XTALSEL high to select divider ratio of 32. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  17 15 IFIN1  18 16 IFIN2 Select Pin. Drive XTALSEL low to select divider ratio of 64, or drive XTALSEL high to select divider ratio of 32. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  18 16 IFIN2 Select Pin. Drive XTALSEL low to select divider ratio of 64, or drive XTALSEL high to select divider ratio of 32. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  19 17 DFO Data Filter Output  20 18 DSN Negative Data Slicer Input  21 19 OPP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Output  24 23 VDF D Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on V <sub>DDS</sub> voltage.  26 26 PDOUT Peak Detector Output  27 27 PWRDN Power-Down Select Input Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DDS</sub> voltage.  28 28 XTAL2 2nd Crystal Input  11 11 11 11 11 11 11 11 11 11 11 11 11	9	6	MIXIN2	2nd Differential Mixer Input. Connect through a 100pF capacitor to AV <sub>DD</sub> side of the LC tank.
11	10	7	AGND	Analog Ground
13 10 DGND Digital Ground  14 11 DVDD Positive Digital Supply Voltage. Connect to both of the AVDD pins. Bypass to DGND with a 0.01µF capacitor as close as possible to the pin (see the Typical Application Circuit).  15 12 AGCDIS AGC Control Pin. Pull high to disable AGC. Input logic level based on VDD5 voltage.  16 14 XTALSEL Crystal Divider Ratio Select Pin. Drive XTALSEL low to select divider ratio of 64, or drive XTALSEL high to select divider ratio of 32. Input logic level based on AVDD, ~3.2V supply.  17 15 IFIN1 1st Differential Intermediate Frequency Limiter Amplifier Input. Decouple to AGND with a 1500pF capacitor.  18 16 IFIN2 2nd Differential Intermediate Frequency Limiter Amplifier Input. Connect to the output of a 10.7MHz bandpass filter.  19 17 DFO Data Filter Output  20 18 DSN Negative Data Slicer Input  21 19 OPP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  23 22 DSP Positive Data Slicer Input  45V Supply Voltage. Bypass to AGND with a 0.01µF capacitor as close as possible to the pin. For +5V operation, VDDs is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the Voltage Regulator section and the Typical Application Circuit.)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on VDD5 voltage.  26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on VDD5 voltage.  28 28 XTAL2 2nd Crystal Input  No Connection	11	8	IRSEL	unconnected to center image rejection at 375MHz. Set V <sub>IRSEL</sub> = AV <sub>DD</sub> to center image rejection at 433MHz.
11	12	9	MIXOUT	330Ω Mixer Output. Connect to the input of the 10.7MHz bandpass filter.
capacitor as close as possible to the pin (see the <i>Typical Application Circuit</i> ).  15	13	10	DGND	Digital Ground
16 14 XTALSEL Crystal Divider Ratio Select Pin. Drive XTALSEL low to select divider ratio of 64, or drive XTALSEL high to select divider ratio of 32. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  15 IFIN1 1st Differential Intermediate Frequency Limiter Amplifier Input. Decouple to AGND with a 1500pF capacitor.  18 16 IFIN2 2nd Differential Intermediate Frequency Limiter Amplifier Input. Connect to the output of a 10.7MHz bandpass filter.  19 17 DFO Data Filter Output  20 18 DSN Negative Data Slicer Input  21 19 OPP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  23 22 DSP Positive Data Slicer Input  +5V Supply Voltage. Bypass to AGND with a 0.01μF capacitor as close as possible to the pin. For +5V operation, V <sub>DD5</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> .)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on V <sub>DD5</sub> voltage.  26 26 PDOUT Peak Detector Output  27 27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DD5</sub> voltage.  28 28 XTAL2 2nd Crystal Input  1, 13, 21, 25 N.C. No Connection	14	11	DVDD	
16 14 XIALSEL high to select divider ratio of 32. Input logic level based on AV <sub>DD</sub> , ~3.2V supply.  17 15 IFIN1 1st Differential Intermediate Frequency Limiter Amplifier Input. Decouple to AGND with a 1500pF capacitor.  18 16 IFIN2 2nd Differential Intermediate Frequency Limiter Amplifier Input. Connect to the output of a 10.7MHz bandpass filter.  19 17 DFO Data Filter Output  20 18 DSN Negative Data Slicer Input  21 19 OPP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  23 22 DSP Positive Data Slicer Input  +5V Supply Voltage. Bypass to AGND with a 0.01µF capacitor as close as possible to the pin. For +5V operation, VDD5 is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the Voltage Regulator section and the Typical Application Circuit.)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on VDD5 voltage.  26 26 PDOUT Peak Detector Output  27 27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on VDD5 voltage.  28 28 XTAL2 2nd Crystal Input  - 1, 13, 21, 25 N.C. No Connection	15	12	AGCDIS	AGC Control Pin. Pull high to disable AGC. Input logic level based on V <sub>DD5</sub> voltage.
18 16 IFIN2 capacitor.  18 16 IFIN2 2nd Differential Intermediate Frequency Limiter Amplifier Input. Connect to the output of a 10.7MHz bandpass filter.  19 17 DFO Data Filter Output  20 18 DSN Negative Data Slicer Input  21 19 OPP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  23 22 DSP Positive Data Slicer Input  +5V Supply Voltage. Bypass to AGND with a 0.01μF capacitor as close as possible to the pin. For +5V operation, V <sub>DD5</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> .)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on V <sub>DD5</sub> voltage.  26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DD5</sub> voltage.  28 28 XTAL2 2nd Crystal Input  1, 13, 21, 25 N.C. No Connection	16	14	XTALSEL	
18	17	15	IFIN1	
20	18	16	IFIN2	
21 19 OPP Noninverting Op-Amp Input for the Sallen-Key Data Filter  22 20 DFFB Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  23 22 DSP Positive Data Slicer Input  +5V Supply Voltage. Bypass to AGND with a 0.01μF capacitor as close as possible to the pin. For +5V operation, V <sub>DD5</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> .)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on V <sub>DD5</sub> voltage.  26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DD5</sub> voltage.  28 28 XTAL2 2nd Crystal Input  No Connection	19	17	DFO	Data Filter Output
22 20 DFFB Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.  23 22 DSP Positive Data Slicer Input  +5V Supply Voltage. Bypass to AGND with a 0.01μF capacitor as close as possible to the pin. For +5V operation, V <sub>DD5</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> .)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on V <sub>DD5</sub> voltage.  26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DD5</sub> voltage.  28 28 XTAL2 2nd Crystal Input  - 1, 13, 21, 25 N.C. No Connection	20	18	DSN	Negative Data Slicer Input
23 22 DSP Positive Data Slicer Input  24 23 VDD5 +5V Supply Voltage. Bypass to AGND with a 0.01μF capacitor as close as possible to the pin. For +5V operation, VDD5 is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> .)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on VDD5 voltage.  26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on VDD5 voltage.  28 28 XTAL2 2nd Crystal Input  - 1, 13,  N.C. No Connection	21	19	OPP	Noninverting Op-Amp Input for the Sallen-Key Data Filter
+5V Supply Voltage. Bypass to AGND with a 0.01µF capacitor as close as possible to the pin. For +5V operation, V <sub>DD5</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> .)  25	22	20	DFFB	Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter.
24 23 VDD5 +5V operation, VDD5 is the input to an on-chip voltage regulator whose +3.2V output appears at the pin 2 AVDD pin. (See the <i>Voltage Regulator</i> section and the <i>Typical Application Circuit</i> .)  25 24 DATAOUT Digital Baseband Data Output. Output logic level based on VDD5 voltage.  26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on VDD5 voltage.  28 28 XTAL2 2nd Crystal Input  - 1, 13, 21, 25 N.C. No Connection	23	22	DSP	Positive Data Slicer Input
26 26 PDOUT Peak Detector Output  27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DD5</sub> voltage.  28 28 XTAL2 2nd Crystal Input  - 1, 13,	24	23	V <sub>DD5</sub>	+5V operation, V <sub>DD5</sub> is the input to an on-chip voltage regulator whose +3.2V output appears at the
27 PWRDN Power-Down Select Input. Drive this pin with a logic high to power on the IC. Input logic level based on V <sub>DD5</sub> voltage.  28 28 XTAL2 2nd Crystal Input  - 1, 13,	25	24	DATAOUT	Digital Baseband Data Output. Output logic level based on V <sub>DD5</sub> voltage.
27	26	26	PDOUT	Peak Detector Output
	27	27	PWRDN	
— 21, 25 N.C. No Connection	28	28	XTAL2	2nd Crystal Input
	_		N.C.	No Connection
	_	_	EP	Exposed Pad (TQFN Only). Connect EP to GND.

www.maximintegrated.com Maxim Integrated | 8

# 315MHz/433MHz ASK Superheterodyne Receiver with Extended Dynamic Range

#### **Detailed Description**

The MAX1473 CMOS superheterodyne receiver and a few external components provide the complete receive chain from the antenna to the digital output data. Depending on signal power and component selection, data rates as high as 100kbps can be achieved. The MAX1473 is designed to receive binary ASK data modulated in the 300MHz to 450MHz frequency range. ASK modulation uses a difference in amplitude of the carrier to represent logic 0 and logic 1 data.

#### **Voltage Regulator**

For operation with a single +3.0V to +3.6V supply voltage, connect AVDD, DVDD, and  $V_{DD5}$  to the supply voltage. For operation with a single +4.5V to +5.5V supply voltage, connect  $V_{DD5}$  to the supply voltage. An on-chip voltage regulator drives one of the AVDD pins to approximately +3.2V. For proper operation, DVDD and both the AVDD pins must be connected together. Bypass  $V_{DD5}$ , DVDD, and the pin 7 AVDD pin to AGND with 0.01 $\mu$ F capacitors, and the pin 2 AVDD pin to AGND with a 0.1 $\mu$ F capacitor, all placed as close as possible to the pins.

#### Low-Noise Amplifier

The LNA is an NMOS cascode amplifier with off-chip inductive degeneration that achieves approximately 16dB of power gain with a 2.0dB noise figure and an IIP3 of -12dBm. The gain and noise figure are dependent on both the antenna matching network at the LNA input and the LC tank network between the LNA output and the mixer inputs.

The off-chip inductive degeneration is achieved by connecting an inductor from LNASRC to AGND. This inductor sets the real part of the input impedance at LNAIN, allowing for a more flexible input impedance match, such as a typical PCB trace antenna. A nominal value for this inductor with a  $50\Omega$  input impedance is 15nH, but is affected by PCB trace. See the *Typical Operating Characteristics* for the relationship between the inductance and the LNA input impedance.

The AGC circuit monitors the RSSI output. When the RSSI output reaches 2.05V, which corresponds to an RF input level of approximately -57dBm, the AGC switches on the LNA gain reduction resistor. The resistor reduces the LNA gain by 35dB, thereby reducing the RSSI output by about 500mV. The LNA resumes high-gain mode when the RSSI level drops back below 1.45V (approximately -65dBm at RF input) for 150ms. The AGC has a hysteresis of ~8dB. With the AGC function, the MAX1473 can reliably produce an ASK output for RF input levels up to 0dBm with a modulation depth of 18dB.

The LC tank filter connected to LNAOUT comprises L3 and C2 (see the *Typical Application Circuit*). Select L3 and C2 to resonate at the desired RF input frequency. The resonant frequency is given by:

$$f = \frac{1}{2\pi\sqrt{L_{TOTAL} \times C_{TOTAL}}}$$

where:

LTOTAL = L3 + LPARASITICS

CTOTAL = C2 + CPARASITICS

LPARASITICS and CPARASITICS include inductance and capacitance of the PCB traces, package pins, mixer input impedance, LNA output impedance, etc. These parasitics at high frequencies cannot be ignored, and can have a dramatic effect on the tank filter center frequency. Lab experimentation should be done to optimize the center frequency of the tank.

#### Mixer

A unique feature of the MAX1473 is the integrated image rejection of the mixer. This device eliminates the need for a costly front-end SAW filter for most applications. Advantages of not using a SAW filter are increased sensitivity, simplified antenna matching, less board space, and lower cost.

The mixer cell is a pair of double balanced mixers that perform an IQ downconversion of the RF input to the 10.7MHz IF from a low-side injected LO (i.e.,  $f_{LO}$  =  $f_{RF}$ -  $f_{IF}$ ). The image-rejection circuit then combines these signals to achieve a minimum 45dB of image rejection over the full temperature range. Low-side injection is required due to the on-chip image rejection architecture. The IF output is driven by a source-follower biased to create a driving impedance of  $330\Omega$ ; this provides a good match to the off-chip  $330\Omega$  ceramic IF filter. The voltage conversion gain is approximately 13dB when the mixer is driving a  $330\Omega$  load.

The IRSEL pin is a logic input that selects one of the three possible image-rejection frequencies. The input logic level is based on the  $\text{AV}_{DD},$  supply voltage generated by the on-chip voltage regulator (~3.2V). When  $\text{V}_{IRSEL}$  = 0V, the image rejection is tuned to 315MHz.  $\text{V}_{IRSEL}$  =  $\text{AV}_{DD}/2$  tunes the image rejection to 375MHz, and when  $\text{V}_{IRSEL}$  =  $\text{AV}_{DD}$ , the image rejection is tuned to 433MHz. The IRSEL pin is internally set to  $\text{AV}_{DD}/2$  (image rejection at 375MHz) when it is left unconnected, thereby eliminating the need for an external  $\text{AV}_{DD}/2$  voltage.

#### **Phase-Locked Loop**

The PLL block contains a phase detector, charge pump/ integrated loop filter, VCO, asynchronous 64x clock divider, and crystal oscillator driver. Besides the crystal, this PLL does not require any external components. The VCO generates a low-side local oscillator (LO). The relationship between the RF, IF, and crystal reference frequencies is given by:

$$f_{XTAL} = (f_{RF} - f_{IF})/(32 \times M)$$

where:

$$M = 1 (V_{XTALSEL} = AV_{DD}) \text{ or } 2 (V_{XTALSEL} = 0V)$$

To allow the smallest possible IF bandwidth (for best sensitivity), the tolerance of the reference must be minimized.

#### Intermediate Frequency/RSSI

The IF section presents a differential  $330\Omega$  load to provide matching for the off-chip ceramic filter. The six internal AC-coupled limiting amplifiers produce an overall gain of approximately 65dB, with a bandpass filter-type response centered near the 10.7MHz IF frequency with a 3dB bandwidth of approximately 11.5MHz. The RSSI circuit demodulates the IF by producing a DC output proportional to the log of the IF signal level, with a slope of approximately 14.2mV/dB (see the *Typical Operating Characteristics*).

The AGC circuit monitors the RSSI output. When the RSSI output reaches 2.05V, which corresponds to an RF input level of approximately -57dBm, the AGC switches on the LNA gain reduction resistor. The resistor reduces the LNA gain by 35dB, thereby reducing the RSSI output by about 500mV. The LNA resumes high-gain mode when the RSSI level drops back below 1.45V (approximately -65dBm at RF input) for 150ms. The AGC has a hysteresis of ~8dB. With the AGC function, the MAX1473 can reliably produce an ASK output for RF input levels up to 0dBm with modulation depth of 18dB.

### **Applications Information**

#### **Crystal Oscillator**

The XTAL oscillator in the MAX1473 is designed to present a capacitance of approximately 3pF between the XTAL1 and XTAL2. If a crystal designed to oscillate with a different load capacitance is used, the crystal is pulled away from its stated operating frequency, introducing an error in the reference frequency. Crystals designed to operate with higher differential load capacitance always pull the reference frequency higher. For example, a 4.7547MHz crystal designed to operate with a 10pF load capacitance oscillates at 4.7563MHz with the MAX1473,

causing the receiver to be tuned to 315.1MHz rather than 315.0MHz, an error of about 100kHz, or 320ppm.

In actuality, the oscillator pulls every crystal. The crystal's natural frequency is really below its specified frequency, but when loaded with the specified load capacitance, the crystal is pulled and oscillates at its specified frequency. This pulling is already accounted for in the specification of the load capacitance.

Additional pulling can be calculated if the electrical parameters of the crystal are known. The frequency pulling is given by:

$$f_p = \frac{C_m}{2} \left( \frac{1}{C_{case +} C_{load}} \frac{1}{C_{case +} C_{spec}} \right) \times 10^6$$

where

fp is the amount the crystal frequency pulled in ppm.

C<sub>m</sub> is the motional capacitance of the crystal.

C<sub>case</sub> is the case capacitance.

C<sub>spec</sub> is the specified load capacitance.

C<sub>load</sub> is the actual load capacitance.

When the crystal is loaded as specified, i.e.,  $C_{load} = C_{spec}$ , the frequency pulling equals zero.

#### **Data Filter**

The data filter is implemented as a 2nd-order lowpass Sallen-Key filter. The pole locations are set by the combination of two on-chip resistors and two external capacitors. Adjusting the value of the external capacitors changes the corner frequency to optimize for different data rates. The corner frequency should be set to approximately 1.5 times the fastest expected data rate from the transmitter. Keeping the corner frequency near the data rate rejects any noise at higher frequencies, resulting in an increase in receiver sensitivity.

The configuration shown in Figure 1 can create a Butterworth or Bessel response. The Butterworth filter offers a very flat amplitude response in the passband and a rolloff rate of 40dB/decade for the two-pole filter. The Bessel filter has a linear phase response, which works well for filtering digital data. To calculate the value of C7 and C6, use the following equations along with the coefficients in Table 1:

Table 1. Coefficents to Calculate C7 and C6

FILTER TYPE	а	b
Butterworth (Q = 0.707)	1.414	1.000
Bessel (Q = 0.577)	1.3617	0.618

$$C7 = \frac{b}{a(100k)(\pi)(f_c)}$$
$$C6 = \frac{a}{4(100k)(\pi)(f_c)}$$

where f<sub>C</sub> is the desired 3dB corner frequency.

For example, choose a Butterworth filter response with a corner frequency of 5kHz:

$$C7 = \frac{1.000}{\left(1.414\right)\left(100k\Omega\right)\left(3.14\right)\left(5kHz\right)} \approx 450 pF$$

Choosing standard capacitor values changes C7 to 470pF and C6 to 220pF, as shown in the Typical Application Circuit.




Figure 1. Sallen-Key Lowpass Data Filter




Figure 2. Generating Data Slicer Threshold

# 315MHz/433MHz ASK Superheterodyne Receiver with Extended Dynamic Range

#### **Data Slicer**

The purpose of the data slicer is to take the analog output of the data filter and convert it to a digital signal. This is achieved by using a comparator and comparing the analog input to a threshold voltage. The output logic level is based on V<sub>DD5</sub> voltage supply. One input is supplied by the data filter output. Both comparator inputs are accessible off chip to allow for different methods of generating the slicing threshold, which is applied to the second comparator input.

The suggested data slicer configuration uses a resistor (R1) connected between DSN and DSP with a capacitor (C8) from DSN to DGND (Figure 2). This configuration averages the analog output of the filter and sets the threshold to approximately 50% of that amplitude. With this configuration, the threshold automatically adjusts as the analog signal varies, minimizing the possibility for errors in the digital data. The sizes of R1 and C8 affect how fast the threshold tracks to the analog amplitude. Be sure to keep the corner frequency of the RC circuit much lower than the lowest expected data rate.

Note that a long string of zeros or 1s can cause the threshold to drift. This configuration works best if a coding scheme, such as Manchester coding, which has an equal number of zeros and 1s, is used.

To prevent continuous toggling of DATAOUT in the absence of an RF signal due to noise, hysteresis can be added to the data slicer as shown in Figure 3.

For further information on Data Slicer options, please refer to Maxim Application Note 3671, Data Slicing Techniques




Figure 3. Generating Data Slicer Hysteresis

# 315MHz/433MHz ASK Superheterodyne Receiver with Extended Dynamic Range

for UHF ASK Receivers.

#### **Peak Detector**

The peak detector output (PDOUT), in conjunction with an external RC filter, creates a DC output voltage equal to the peak value of the data signal. The resistor provides a path for the capacitor to discharge, allowing the peak detector to dynamically follow peak changes of the data filter output voltage. For faster receiver startup, the circuit shown in Figure 4 can be used.

#### **Layout Considerations**

A properly designed PCB is an essential part of any RF/ microwave circuit. On high-frequency inputs and outputs, use controlled-impedance lines and keep them as short as possible to minimize losses and radiation. At high frequencies, trace lengths that are on the order of  $\lambda/10$  or longer act as antennas.

Keeping the traces short also reduces parasitic inductance. Generally, 1in of a PCB trace adds about 20nH of parasitic inductance. The parasitic inductance can have a dramatic effect on the effective inductance of a passive component. For example, a 0.5in trace connecting a 100nH inductor adds an extra 10nH of inductance or 10%.

To reduce the parasitic inductance, use wider traces and a solid ground or power plane below the signal traces. Also, use low-inductance connections to ground on all GND pins, and place decoupling capacitors close to all power-supply pins.




Figure 4. Using PDOUT for Faster Startup

#### **Control Interface Considerations**


When operating the MAX1473 with a +4.5V to +5.5V supply voltage, the  $\overline{PWRDN}$  and AGCDIS pins may be driven by a microcontroller with either 3V or 5V interface logic levels. When operating the MAX1473 with a +3.0V to +3.6V supply, the microcontroller must produce logic levels which conform to the V<sub>IH</sub> and V<sub>IL</sub> specifications in the *DC Electrical Characteristics Table* for the MAX1473.

**Table 2. Component Values for Typical Application Circuit** 

COMPONENT	VALUE FOR f <sub>RF</sub> = 433MHz	VALUE FOR f <sub>RF</sub> = 315MHz	DESCRIPTION
C1	100pF	100pF	5%
C2	2.7pF	4.7pF	±0.1pF
C3	100pF	100pF	5%
C4	100pF	100pF	5%
C5	1500pF	1500pF	10%
C6	220pF	220pF	5%
C7	470pF	470pF	5%
C8	0.47µF	0.47µF	20%
C9	220pF	220pF	10%
C10	0.01µF	0.01µF	20%
C11	0.1µF	0.1µF	20%
C12	15pF	15pF	Depends on XTAL
C13	15pF	15pF	Depends on XTAL
C14	0.01µF	0.01µF	20%
C15	0.01µF	0.01µF	20%
L1	56nH	120nH	5% or better**
L2	15nH	15nH	5% or better**
L3	15nH	27nH	5% or better**
R1	5.1kΩ	5.1kΩ	5%
R2	Open	Open	_
R3	Short	Short	<del>-</del>
X1(÷64)	6.6128MHz*	4.7547MHz*	Crystek or Hong Kong X'tal
X1 (÷32)	13.2256MHz*	9.5094MHz*	Crystek or Hong Kong X'tal
Y1	10.7MHz ceramic filter	10.7MHz ceramic filter	Murata

<sup>\*</sup>Crystal frequencies shown are for  $\div 64$  ( $V_{XTALSEL}$  = 0V) and  $\div 32$  ( $V_{XTALSEL}$  =  $V_{DD}$ ). \*\*Wirewound recommended.


# **Typical Application Circuit**



# **Chip Information**

PROCESS: CMOS

# **Functional Diagram**



### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 TSSOP	U28+1	<u>21-0066</u>	90-0171
32 Thin QFN-EP	T3255+3	21-0140	<u>90-0001</u>

# 315MHz/433MHz ASK Superheterodyne Receiver with Extended Dynamic Range

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
4	5/10	Added lead-free parts and exposed pad in <i>Ordering Information</i> and <i>Pin Description</i> tables	1, 8
5	1/11	Updated Absolute Maximum Ratings, AC Electrical Characteristics, Pin Description, Layout Considerations, Typical Application Circuit, Functional Diagram, and Package Information; added Voltage Regulator section to the Detailed Description section	2, 3, 4, 8, 9, 12, 13, 14
6	1/12	Updated DC Electrical and AC Electrical Characteristics tables, replaced TOC 4, updated Tables 1 and 2 and Figure 1; updated Phase-Locked Loop, Data Filter, Data Slicer, and Layout Considerations sections	3, 5, 6, 10–13
7	1/19	Updated Absolute Maximum Ratings, DC Electrical Characteristics, DC Electrical Characteristics, Pin Description table, Detailed Description, and Typical Application Circuit	2–5, 8–11, 14

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.